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ABSTRACT

This thesis is concerned with the general issue of power quality. The specific areas of
interest include harmonic distortion and its minimisation. In particular the thesis
considers a P W M switching strategy which yields near optimal performance in terms of
harmonic distortion as well as on-line harmonic detection mechanisms and adaptive
active powerfilteringsolutions.
For the purpose of load side harmonic reduction, a novel equal area based PWM
( E A P W M ) switching strategy is developed which is suitable for voltage source full
bridge inverter applications. The objective of this strategy is to minimise both the
harmonic distortion and the switching losses in the inverter. Switching losses in the
inverter are minimised by developing a hybrid switching sequence. The harmonic
distortion is minimised by adopting a technique which ensures that the P W M pulses are
placed at appropriate positions of choice based on an equal area criterion so that their
areas are better matched with the areas under the reference waveform.
The EAPWM technique is evaluated and its performance is compared with existing
PWM

techniques including natural and regular P W M

switching strategies. The

performance evaluation and comparison is based on the total harmonic distortion and
m a x i m u m inverter fundamental output voltage. For a case where the ideal output
waveform is sinusoidal it is shown through simulation that the proposed technique
provides a P W M output with minimum harmonic distortion and m a x i m u m fundamental
voltage.

The second issue addressed by the thesis is adaptive active power filtering. The objec
is to develop an economical solution where a partial and flexible harmonic reduction
technique is provided such that the established harmonic standards are satisfied. Partial
and

selective compensation

of those individual harmonics which

exceed

the

VI

recommended levels as set by regulatory bodies reduces the rating of active power filters
thus leading to cost savings. This approach contrasts with existing techniques where the
objective is to reduce all possible harmonic components to zero.
A new control strategy for active power filters that combines adaptive online harmonic
estimation with partial and selective harmonic compensation schemes has been
implemented within an integrated controller. T o have an accurate online estimation of
harmonic components, a n e w adaptive structure based on a combination of resonator
filter bank and frequency demodulation frequency tracking is proposed.
Performance evaluation of the proposed technique for harmonic estimation for
time-varying nonlinear load is carried out where the simulation results show that the
proposed filter bank structure provides better performance w h e n compared to widely
used conventional technique such as short term Fourier transform. The proposed control
strategy has been implemented using a digital signal processor. Experimental results from
a laboratory prototype are presented showing steady state and transient performance. It
is shown that the proposed harmonic estimation together with the flexible harmonic
compensation scheme provides an efficient solution in reducing the power rating of the
active powerfilterwhile limiting specific harmonics to desired levels of compensation.
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CHAPTER

I.
PRELIMINARY

1.1 INTRODUCTION
The widespread use of power electronics-based loads to improve energy efficiency and
flexibility has increased the harmonic distortion levels in end use facilities and on the
overall power system. The need for reducing distortion in power systems has led to a
great deal of research attention in the area of power quality [1].
Regulatory organisations have increased their efforts towards establishing standards
which limit the harmonic pollution in power systems [2-5]. Harmonic standards
recommend limits on harmonic distortion in two ways. First, limits are placed on the
amount of the harmonic current that consumers can inject into a utility network as a
preventative action and secondly limits are imposed on the levels of harmonic voltages
that utilities can supply to consumers.

1.2 POWER SYSTEM HARMONICS
A s stated above, the proliferation of semiconductor devices used in m a n y electronic
systems that are- essentially exhibiting nonlinear voltage-current characteristics lead to
excessive power system voltage and current distortions. The distorted supply voltage can
cause further harmonic current distortions in other linear loads [6, 7]. M o s t distorted
current waveforms contain harmonic components which are primarily integer multiples of
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the fundamental frequency. However, it is also possible to have non-integer multiples for
certain types of loads.

1.2.1 Harmonic Sources

There are many types of nonlinear loads that cause current harmonics. The largest typ
of nonlinear loads are power electronic converters. These include high voltage D C
( H V D C ) stations, A C and D C variable speed drives and diode rectifiers systems that are
found in many electrical appliances such as televisions and computers. Other nonlinear
sources of harmonics include arc furnaces, transformer magnetising impedances,
switched m o d e power supplies andfluorescentlights.

1.2.2 Effects of Harmonic
The harmonic currents that are injected into a power system by harmonic sources can
affect the power system voltage and subsequently customer equipment. O n the power
system side, harmonic currents are one of the main sources of disturbances, causing
equipment overheating and deterioration of the performance of electronic equipment.
The impact is worse w h e n network resonances amplify harmonic currents. Harmonics
m a y also interfere with relaying and metering to some degree [8]. They can cause
interferences with power system control including ripple control, remote load control,
protection systems and power plant excitation systems [9]. Harmonics can also cause
thyristor firing errors in converter and static var compensator ( S V C ) installations,
metering inaccuracies and false tripping of protective devices.
On the consumer side, the performance of equipment such as motor drives and computer
power supplies can be adversely affected by harmonics. The higher order harmonics
cause interferences on communication lines or electronically controlled equipment while
lower order harmonics increase the heat losses in equipment. S o m e of these heating
problems are proportional to frequency and some are proportional to the square of the
frequency which can ultimately shorten the life-expectancy of equipment [8, 10-12].
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1.2.3 Measurement of Harmonics
Accurate measurement of power system voltage and current harmonics is necessary to
analyse and predict the harmonic behaviour of a power system. The harmonic quantities
of interest include the magnitude, phase, and their variation with respect to time.
1.2.3.1 Measurement Techniques

Harmonic measurement techniques are classified into off-line and on-line technique
Off-line techniques are usually used to identify the harmonics in a stationary signal
whereas on-line techniques are used to track the dynamic variation of non-stationary
harmonic signals. The non-stationary signals, such as power system voltage and current
waveforms are characterised by the changing features in their frequency content and
magnitude with respect to time. Therefore, on-line measurement of fundamental
frequency and harmonics of such signals require sliding measurement techniques such as
digitalfilteringand short-term Fourier transform. A detailed description of these methods
will be presented in Chapter 3.
1.2.4 Standards on Harmonics
Harmonic standards provide guidelines, recommendations, and limits to help assure
compatibility between end use equipment and the power system. They also give utilities
and customers information about the environment in which equipment is expected to
work.
The primary objective of a harmonic standards is to limit actual harmonic voltages
supply systems to acceptable levels (compatibility levels) that will not result in adverse
effects on sensitive equipment. Since the harmonic voltages result from harmonic
currents and power system impedances, harmonic standards provide guidance on the
limitation of harmonic currents injected into power system [13]. S o m e of these standards
also provide information that can be used for economic evaluation of harmonic reduction
techniques [10, 14].
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1.2.4.1 Australian Standards on
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Harmonics

The Australian Standard, AS2279.2-91 [4] recommends that the maximum level for total
voltage harmonic distortion in industrial applications should be 5 % . Further, the above
standard applies limits of 2 % and 4 % for individual even and odd harmonics respectively.
The limits m a y be increased at the discretion of the utilities, if substantiated by a
thorough engineering assessment [4]. The utilities can further reduce these levels based
on individual agreements [15].

1.3 COMPENSATION OF HARMONICS
W h e n a harmonic source is identified and classified, it is then the responsibility of either
the consumer or the utility or both parties to reduce the resulting harmonic distortion
level on the power system. W h e n harmonic levels exceed the compatibility limits of
power system equipment, appropriate solutions should be employed for mitigation of
harmonic effects on equipment. These solutions consist of a reduction of harmonic levels
on power system voltage and current or an increase in the levels of compatibility of
equipment against the harmonic distortion.

The harmonic compensation will be an extremely cost-sensitive issue when utilities st
to enforce harmonic standards. Therefore, the task of choosing a reliable and economical
methodology for harmonic reduction from both the industrial end user and utility
perspective becomes very important [16]. In the next section a brief review of c o m m o n
harmonic reduction techniques is presented.

1.3.1 Harmonic Reduction Techniques
Harmonic reduction techniques can be classified into two categories including; waveshaping andfilteringtechniques as shown in Figure 1.1 [16-18]. These techniques have
been chosen by their ability to comply with the harmonic standards, particularly the
EEEE-519 [3] requirement on total harmonic distortion ( T H D ) level of connected loads.
However, any comparison on the effectiveness of these techniques depends on the type
and operating conditions of the load [17].
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Figure l.T. Harmonic reduction techniques [17].

In magnetic wave-shaping techniques, the line currents are shaped to have a sinusoidal
waveform using magnetic devices such as differential delta transformers or a combination
of semiconductor devices together with transformers [19]. Active wave-shaping
techniques require controlling the semiconductor devices, such as power factor
correction circuits or pulsewidth modulation ( P W M ) based rectifiers, to ensure that the
line currents are sinusoidal [17].
External filters not only suppress harmonics but also provide reactive power
compensation. They are often preferred w h e n an improvement in power factor is also
required. Active and passive powerfiltersare the most c o m m o n approaches used for
harmonic cancellation and reactive power compensation.

1.3.2 Passive Power Filters
Passive powerfiltersare single frequencyfilterswhich absorb individual harmonics. They
have been employed to reduce a selected harmonic by tuning the band-pass
characteristics of thefilter.In time-varying environments an adaptive or automatic tuning
feature should be added to thesefilters[20].

A passive filter as shown in Figure 1.2 consist of a series-resonant inductor-capacito
(LC) circuit tuned to a single frequency. The L C circuit provides a zero impedance path
for a selected harmonic current to befiltered.If the line impedance, Zu, is low the L C
circuit should be used with a series impedance Zs. The application of passive tuned filters
m a y create n e w system resonances which are dependent on specific system conditions.
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Figure 1.2: Passive power filter.

Passivefilterratings must be coordinated with reactive power requirements of the loads
and it is often difficult to design thefiltersto avoid leading power factor operation for
some load conditions. In other words, they often need to be significantly overrated to
account for possible harmonic absorption from the neighbouring power system
equipment or from other passivefilters[20],

1.3.3 Active Power Filters (APF)

In the recent years there has been considerable interest in the use of active filters
reducing harmonic currents in power supply systems [21-24]. In this section, the general
concept of active powerfiltersand their applications will be discussed. A comparison of
existing control strategies and hardware characteristics of active powerfiltersis also
presented [25].
One of the foremost literature reviews was undertaken by Grady et al [18] covering
different A P F circuits with emphasis on both time and frequency domain control
strategies. Recent research has concentrated on the combination of series and shunt
active powerfilters[26-29]. Power circuits of active powerfiltersand the different
series/parallel combinations are investigated in [29].
1.3.3.1 Principle of Active Power Filter
To cancel harmonic currents, active power filters inject equal-but-opposite current
thereby cancelling the original distortion. Activefiltershave the advantage of being able
to compensate for harmonics without fundamental frequency reactive power concerns.
This means that the rating of an activefiltercan be less than that of a passivefilterfor the
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same nonlinear load. Also an active filter will not introduce system resonances that can
m o v e a harmonic problem from one frequency to another.
Classification and comparison of the active power filters can be made from different
points of view. Generally, comparison of characteristics of active power filters is
summarised in terms of; power system connection, power circuit, and employed control
strategy [18, 25].

1.3.4 Power System Connection
The power system connection which determines the type of APF configuration depends
on the w a y in which APF's inverter is connected between source and load. A n A P F can
be connected to the power system in shunt, series and hybrid configurations.
1.3.4.1 Shunt Configurations
A general block diagram of a conventional APF shunt topology is shown in Figure 1.3.
In this configuration, the corrective current, ic, is injected at the point of c o m m o n
coupling ( P C C ) to cancel the harmonics contained in the load current (/'/). The current,
ic, can also provide fundamental reactive power compensation for the load if necessary.

pec
—•-

Nonlinear
Load

Source

Shunt Active
Power Filter

Reference input (i ref)

Figure 1.3: Basic principle of shunt active power filter.
The shunt APF is controlled in a closed loop to force the source current (is) into a
sinusoidal waveform. T w o of the main concerns in this configuration are the calculation
of the reference input signal (iref) in steady state and/or transient conditions as well as the
response of the system to A P F operation. In shunt configurations it is assumed that the
load introduces distortions in the form of harmonic currents [29-31].
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1.3.4.2 Series Configurations

Figure 1.4 shows a series type of active power filter. In this configuration the active
powerfilteracts as a voltage source in the power system line or as a seriesfilterto
prevent the flow of voltage harmonics from the load side to the source.
The voltage drop across the matching transformer of the series filter should be low
compared to the nominal line voltage. Thus the power rating of the series active power
filter is m u c h smaller than the shunt activefiltereven though the source currents flow
through the matching transformer of the series active powerfilter.Compared to shunt
active powerfilters,series configurations have some protection difficulties [32].

Source

Matching transformer

Series Active
Power Filter

Reference input (i ref)

Figure 1.4: Basic principle of series active power filter.
1.3.4.3 Hybrid configurations
Advances in the area of harmonic reduction have reached the point of combining active
and passivefilters[29]. The aim is to improve thefilterreliability by combining the active
power filter performance with the passivefilterrobustness. Hybridfilterscan further
reduce the cost of the system compared to pure active power filter approach
[25,33,34].

In

hybrid filter configurations, by

improving

the

compensation

characteristics of the passive filter a reduction in the rating of active filter can be
achieved [16].

There is a variety of possible active and passive filter combinations [35]. The followi
combinations can be used:
1. shunt passive and shunt activefilters(parallel),
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2. shunt passive and series active filter,
3. shunt passive and activefilterin series,
4. series activefilterwith shunt active filter,
5. series activefilterwith shunt passive and activefilterin series, and
6. shunt Passive filter and two series active filters.
Two configurations are possible for hybrid series active filter based on the position
seriesfilter.Seriesfilterin the first configuration is placed on the ac side which is
referred to as "unified power quality conditioner" [25]. In the second configuration, the
seriesfilteris placed on the load side which is referred to as "unified power flow
controller" [36].

1.3.5 Control Strategies
The control of active power filters can be categorised into time and frequency domain
methods [18, 19, 31]. These will be discussed in the following sections.
1.3.5.1 Time Domain Approaches
Time domain approaches are based on the principle of instantaneous compensation of
voltage or current deviation from a sinewave [18, 37]. In this technique, the
instantaneous error resulting from the deviation of voltage or current from its reference
waveform is used to control the P W M voltage or current source inverters for injection of
correcting component into the P C C . The active powerfilterreference waveform includes
the harmonic components of current or voltage as well as the reactive component.
A phase locked loop (PLL) tracks the fundamental frequency component and provides a
timing reference for the controls. The main advantage of time-domain techniques is the
fast response to changes in the load harmonic current. The computational burden of
time-domain approaches are minimal [18].
The instantaneous power transformation is a popular time-domain active power-filter
control strategy [23, 38]. In this method a three-phase power system voltage, current
and instantaneous power are transformed into well k n o w n ct-P-0 components [39] and
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the instantaneous active, reactive and harmonic powers are separated where the active
power filter compensates for the instantaneous reactive power. The instantaneous
reactive power is quite different in definition to conventional reactive power based on the
average value concept [23],

In time domain approaches neither individual harmonics can be separately compensated
nor any weighting could be applied for different harmonic components.
1.3.5.2 Predetermined Harmonic Cancellation
As in the case of tuned passive filters, predetermined harmonics can be chosen for
compensation using active power filters [18, 22]. It is assumed that the load current
harmonic components are stationary and k n o w n in advance. The compensating reference
current waveform is synthesised from the predetermined harmonic components [40, 41].
It is possible to reduce the specific harmonic with a desired level of compensation leading
to reduction in the power rating of the active powerfilter.The main disadvantage of this
method is the high computational burden as the order of the highest harmonic to be
compensated increases [41].

A PWM switching strategy for a full-bridge inverter has been proposed [42, 43] which
can be used for predetermined harmonic compensation. This switching strategy can
reduce the total harmonic distortion of the inverter current output while minimising the
switching losses w h e n hybrid switching sequences are employed. A detailed discussion
on this P W M technique will be presented in Chapter 2.
1.3.5.3 Frequency Domain Approaches
In frequency domain approaches, the frequency components of the load current are
identified using frequency analysis such as the Fourier or Wavelet transforms [44]. These
frequency components are used to determine the harmonic compensation reference
waveform.

The frequency domain analysis of voltage or current distortion gives the flexibility
using different configurations and circuits for each harmonic [35]. For instance, to
compensate the current harmonics of an A C adjustable speed drive ( A S D ) passive filters
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can be installed for thefifthharmonic which is the dominant harmonic component and a
single active filter to compensate all the other harmonics and/or interharmonics.
The most commonly used tool for frequency domain analysis is the fast Fourier
transform (FFT). The individual harmonic components in the load current are retrieved
by performing a sliding F F T on the sampled load current waveform and then reproducing
a compensating current waveform that has the exact harmonic components with the
opposite phase angle. The main disadvantage of this technique is the high computational
burden w h e n compared to the time domain techniques.

1.4 THESIS OBJECTIVES AND OUTLINE
The objective of the work presented in this thesis is to develop control strategies that
could be applied for harmonic reduction in the load and the power system. The work
includes two different approaches for harmonic reduction, a n e w pulsewidth modulation
technique and an adaptive control strategy for active power filtering. The proposed
control strategy for active powerfilteremploys adaptive online harmonic estimation
together with a selective harmonic compensation scheme which is a compromise solution
between fulfilling the requirements of a harmonic standard and the cost of equipment for
power quality improvement.

1.4.1 Pulsewidth Modulation (PWM)
A novel PWM switching strategy using an equal area PWM (EAPWM) technique is
developed which is suitable for full-bridge inverter applications. The objective of the n e w
switching strategy is to minimise both the total harmonic distortion and low order
harmonics in full-bridge inverter output. In addition, a hybrid switching sequence is
developed for the proposed E A P W M technique such that further reduction in switching
losses can be achieved.

1.4.2 Adaptive Active Power Filter (AAPF)

A novel control strategy suitable for a shunt active power filter is proposed. This c
strategy includes on-line phase/frequency tracking, a filter bank based harmonic
estimation and a selective harmonic compensation scheme. The motivation behind the
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proposed control strategy is a reduction in activefilterpower rating while keeping the
minimum requirements for harmonic reduction as specified by harmonic standards.
1.4.2.1 Harmonic Estimation

Selective harmonic cancellation requires an accurate on-line measurement of individu
harmonics. This measurement should be fast and robust to transients, noise and timevarying phenomena such as variation in fundamental frequency and magnitude and the
changes in the load current.

In order to retrieve individual harmonics on-line, a resonator based infinite impuls
response (IIR)filterbank (FB) has been proposed. The parallel structure of this filter
enables the desired harmonic order to be obtained while keeping the computational
burden low. In this structure, eachfilterin the filter bank retrieves the specific harmonic.
To determine whether the requirements of a harmonic standard are fulfilled, the
magnitude of each harmonic is compared against the recommended level. If the harmonic
magnitude exceeds the recommended level or has been selected for full compensation, it
will be considered in the harmonic reduction process.
/. 4.2.2 Phase and Frequency Tracking

To adaptively change the parameters of the filter bank according to the time-varying
parameters of the power system or compensation process, a frequency demodulation
( F D M ) technique for on-line tracking of the power system voltage phase and frequency
has been employed. In this technique, any frequency deviation of the power system can
be identified and applied forfilterbank parameterisation.

The reactive power compensation for power factor correction has been incorporated in
the harmonic compensation schemes. The power factor of the load is calculated using the
estimated phase of the fundamental current with respect to the supply voltage phase.
/. 4.2.3 Selective and Partial Harmonic Compensation Schemes
Different harmonic reduction schemes are proposed to generate the compensating
reference current waveform for the active powerfilter.The different approaches are
distinguished by h o w the reference current waveform is derived from the estimated
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harmonic components and fundamental reactive power. The level of harmonic and
reactive power compensation can be intelligently selected to meet the requirements set
by harmonic standards.
A reduction in active filter power rating can be achieved by employing a selective
harmonic compensation scheme. The w a y to use this concept is to provide only enough
compensation power so that the supply harmonic current levels are within the
recommended levels as set by the harmonic standards.

1.4.3 Contributions of the Thesis
A number of contributions have been made as a result of this work. A brief summary of
each contribution is as follows:
1.4.3.1 New PWM Switching Strategy

A new PWM switching strategy for full-bridge inverters has been proposed which gives a
lower harmonic distortion compared to conventional switching strategies [42, 43]. The
performance of the proposed switching technique and three other conventional P W M
switching techniques have been evaluated for synthesising sinusoidal waveforms.
Application of the proposed P W M switching technique in active powerfilteringfor
predetermined harmonic cancellation has also been evaluated.
1.4.3.2 Harmonic Estimation
A resonator based IIR filter bank has been proposed for on-line power system harmonic
estimation. The sliding technique for on-line measurement of the harmonic magnitude
and phase is introduced for active powerfilterapplications. Also a harmonic phase
prediction technique is proposed to compensate for the phase error due to the delay in
the data acquisition and processing.
Due to possible frequency variations in the power system an instantaneous phase and
frequency tracking method is required. The tracking accuracy of two methods, F M
demodulation and adaptive IIR filtering techniques were evaluated and subsequently the
F M demodulation technique was chosen because of its preferred characteristics [45].
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1.4.3.3 Adaptive Active Power Filter

A laboratory prototype of the active power filter circuit has been implemented. Softwa
modules were developed for the proposed control strategy and were implemented on a
digital signal processor (DSP).
By employing the proposed harmonic reduction schemes one is able to control the level
of harmonic current compensation together with power factor correction. The proposed
control strategy enables a reduction in the power rating of an active powerfilterby
selecting specified harmonics for partial or full compensation.

1.4.4 Thesis Outline

Chapter 2 reviews the principles and software implementation of the proposed switching
strategy for a full-bridge inverter along with a comparison of existing switching strategies
including Natural, Uniform and Equal Sampling Techniques.

The concept of the filter bank based harmonic estimation is described in Chapter 3. An
on-line frequency tracking methodology is proposed for the parameterisation of filter
bank design. It includes power system voltage phase and frequency tracking. The
simulation results for performance evaluation of the proposed frequency and harmonic
estimation technique are presented. A comparison of the simulation results for the filter
bank based harmonic estimation and the short term Fourier transforms (STFT) technique
is presented.

Chapter 4 discusses issues regarding the hardware design of adaptive active power filt
and software implementation of harmonic estimation and P W M techniques on the D S P
board.

The experimental results of the entire system including the proposed PWM technique and
its performance under different conditions are presented in Chapter 5. Experimental
results for steady state and transient conditions are given to evaluate the performance of
the proposed control strategy for active power filters. The results for different harmonic
compensation schemes are also presented and discussed.
Chapter 6 concludes the thesis and outlines some recommendations for future research

CHAPTER

2.
EQUAL AREA BASED P W M TECHNIQUE

2.1 INTRODUCTION
This chapter is concerned with the development of a n e w pulse-width modulation
( P W M ) switching strategy for general inverter based applications. The proposed P W M
switching strategy described herein is developed to give low harmonic voltage distortion
without leading to significant switching losses.
In most pulsewidth modulation (PWM) switching environments, such as voltage source
inverters (VSI), minimisation of unwanted harmonics implies a low harmonic distortion.
Attempts to develop more sophisticated P W M switching strategies to obtain better (ie.
minimal harmonic distortion) variable speed drive performance have recently been
reported [46]. Existing P W M switching strategies have been designed to eliminate
selected harmonics [47], minimise harmonic losses and reduce the harmonic distortion
[48]. T o generate such a P W M pattern, a set of complex equations associated with these
P W M switching strategies require off-line solution [49]. On-line implementation of these
switching strategies m a k e extensive use of look-up tables ( L U T ) and significant off-line
pre-calculation and computing resources [50],
The harmonic content of the inverter output waveform and switching losses are the
principal concerns in most applications and thus the aim is to minimise the harmonic
distortion and switching losses.
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For medium and high power level inverters where the m a x i m u m switching frequency is
restricted by switching losses, a P W M technique with a lower switching frequency is
preferred. The idea is to optimise (ie minimise) both switching losses and total harmonic
distortion. This Chapter is concerned with the development of a P W M switching strategy
for full-bridge inverters with a low switching frequency which gives improved
performance in comparison to existing switching strategies.

2.2 CONVENTIONAL PWM TECHNIQUES
2.2.1 Natural Sampling P W M Technique

The conventional PWM technique for generating the switching pattern for a full-brid
inverter is referred to as the natural sampling P W M technique [47, 51]. The P W M
pattern for each leg of the inverter is determined by intersections between a triangular
voltage waveform, Vm, and a sinusoidal reference waveform vre/t), as shown in
Figure 2.1, as follows:
v

ref (0 = Vm sin(oy),

(2.1)

co0 = 27tfQ

where Vm is the peak amplitude of desired output voltage vre/t) and Vtri is the peak
amplitude of the triangular waveform with a frequency of fm = 1/7^ .

PWM

Figure 2.1: Natural P W M technique.
Figure 2.2 shows the PWM pattern for each leg of full-bridge inverter shown in
Figure 2.3 for a frequency ratio p=\0, and a modulation depth M
frequency ratio p is defined as:

= 0.8, where the
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J tri

(2.2)

P =
/o

where /f„ is the frequency of the triangular waveform and f0 is the reference waveform
frequency. The modulation depth is defined as:
Vm
M =-f~ = modulation depth

(2.3)

'tri

The kl pulsewidth (zk+i-Tk) in the natural sampling technique is proportional to the
amplitude of the modulated signal at the time of intersection which is defined by the
transcendental equation [51]:

L

T

k ~ *k+\

h=

tri

M,.
1 + — (sin 6)tl + sin cot2)

(2.4)

Equation (2.4) can be solved only numerically [51]. The analog processes of natural
sampling technique can be implemented on a digital platform. However it requires a large
number of samples of the reference waveform and imposes extensive computational
burden.

Time

lf

fs

Figure 2.2: Unipolar natural sampling P W M patterns.

In the unipolar natural sampling (UPNS) PWM technique, each switching leg of the ful
bridge inverter (Figure 2.3) is driven by its o w n P W M pattern [52]. A s shown in
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Figure 2.2, the reference waveform for switching of the second leg is 180° out-of-phase.
Therefore, the output voltage changes between zero and +Vdc or between zero and -Vjc
voltage levels where Vjc is the voltage of the D C link of the inverter.

6

SWii

j4
+
Vat,

OH
6

SW.
12

""ii

Kb

vbN

Load

J -i-

SW.
22

il

N
Figure 2.3: Full-bridge inverter.

2.2.2 Regular Sampling PWM Technique

Regular PWM sampling techniques, with and without third-harmonic distortion, has b
adopted to reduce the harmonic distortion and facilitate implementation on a digital
platform [51, 53]. Figure 2.4 shows the circuit block diagram for the regular sampling
P W M technique. The reference waveform is sampled and then compared with the
triangular carrier signal to generate the P W M switching pattern.

Modulating
>

Sample & Hold

Signal

V
"TrV
PWM
Pulse Position
Modulator
Carrier
Signal

AAA/
Figure 2.4: Regular sampling P W M technique.
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Figure 2.5 shows the P W M pattern for unipolar regular asymmetric sampling ( U P R A S )
where the reference waveform is sampled at twice the carrier frequency. The kf
pulsewidth, rk, is given by:

'•tri

*k =

2

1 + — (sin cotk + sin a>tk+l)

(2.5)

where

l

h+\ ~ ^k +

tri

(2.6)

The main advantage of this approach over the U P N S P W M technique is that the
information required to be stored for on-line applications is reduced to the number of
levels at the output of the sample and hold block of Figure 2.4, which is equal p [54].

Figure 2.5: Unipolar regular asymmetric sampling P W M pattern.

2.2.3 Equal Sampling PWM Technique (EST)
The basic idea of the equal sampling technique is that the width of each PWM pulse is
determined by making the area under the P W M signal equal to the area under the reference
waveform [55]. A s shown in Figure 2.6, the various pulse-widths of the output waveform are
directly proportional to the corresponding magnitudes of the modulating waveform. The
pulse-width, % for each sampling period, T = TTri, can be calculated as follows:
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(2.7)

\vref(tyit

where Vdc is the D C link voltage. Making the area under the P W M signal equal to the
area under the reference waveform using Equations (2.7), leads to the following:

V

f

——

Vdc {

Mr

n

sincotdt = —cos<2rf t - coscot^,

aL

(2.8)

*+1J

Figure 2.6: Equal sampling technique.

In this case, the pulsewidth is directly proportional to the modulation depth and the
centre of each pulse is located at the centre of each sampling period. T o determine the
area under the reference waveform a numerical integration of the reference waveform for
each sampling period is required. Furthermore, the pulse width given by Equation (2.8)
can be pre-calculated off-line and stored as a look-up table for online operation.

2.2.4 Centroid Based PWM Technique (CBT)

Centroid based technique (CBT) is a new approach for the calculation of pulse positio
for each sampling period [40]. A s shown in Figure 2.7, the width of a P W M pulse, rk, is
determined by making the area under the P W M signal equal to the area under the
reference waveform over the sampling period while the position of the P W M pulse is
aligned with the centroid, Xcentroid, of the sampled reference waveform over the sampling
period [40].
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Figure 2.7: Centroid based P W M technique [40],
The pulsewidths of CBT PWM pattern is calculated using Equation (2.8). For a fixed
switching frequency ratio, the pulsewidths can be stored in a L U T . The equation for
calculating the time axis coordinate for the centroid of area Ank, shown in Figure 2.8, is
given by [56]:

JHv(o|*
x

centroid

tt^

Jhr(0|*
Substituting Equation (2.7) in Equation (2.9) gives:

(2.9)
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(2.10)

acos(cot)

It is evident from Equation (2.10) that the pulse position Xcentroid is not a function of the
magnitude of the reference waveform. For different modulation indices, only the
pulsewidths should be updated whenever the modulation index changes.

2.3 EQUAL AREA BASED PWM TECHNIQUE (EAPWM)
It is logical that a P W M switching strategy should produce P W M pulses which have
voltage-time areas equivalent to those of the reference waveform being sampled. Further,
the P W M pulses can be placed at appropriate positions of choice so that their areas are
better matched with the areas under the reference waveform being sampled. O n the basis
of this intuitive notion, equal area P W M ( E A P W M ) technique has been proposed for a
full-bridge inverter [42, 43]. The E A P W M is a n e w approach for calculating the position
of each pulse at each sampling period. It aligns the time-axis centre of integration (COI)
of both the P W M pulse and a corresponding area of the reference waveform to produce
an optimal P W M pulse pattern.
As shown in Figure 2.8, the width of a PWM pulse is determined by making the area
under the P W M signal equal to the area under the reference waveform while the position
of the P W M

pulse is aligned with the centre of integration, Xcoi, of the sampled

reference waveform which divides the total area under the sampled reference waveform
(over a period 7) into two equal areas.
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Reference waveform v,

Figure 2.8: Equal area based P W M technique.

Referring to Figure 2.8, the total area under the reference waveform between tk an
can be established using the integral of Equation (2.7) as follows:

4 = Jv(o^
The hatched area, Ap=Ai

(2.11)

+ A2, of the P W M pulse shown in Figure 2.8 has a width rk

and an amplitude Vdc, given by:
(2.12)

Ap = Vdc • rk

Letting Ap = AT w e can solve Equations (2.11) and (2.12) for r*:
V

m f•

J

™A/,
r

r^ = ——
6)
r.efc fJ sm a tdt = —[cos<yf

,, cosc;rt+1]

(2.13)

t

It is seen from Equation (2.13) that the pulse-width,^, is directly proportional to the
modulation depth (voltage ratio) and inversely proportional to the output frequency.

The areas under the reference waveform on both sides of the centre of integration, X
can be considered as A} and A2, as shown in Figure 2.8. Under these conditions the total
area of the sinusoidal reference waveform can be calculated as:
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= ^ + 4 = - ^ - [ - c o s ( ^ ) ] ;h
CO

(2.14)

V.
= -£• (cos(cotk) - cos(cotk+,))
where Ai and A2, are equal to:

JL=-Z-

(2.15)

V
—[-cos(cot)]'^ ^-[-cos(«0]Jc
ft? *

cos(<u^co/) - cos(cotk+l) = cos(a>tk) - cos(c?Xco/)

(2.16)

Hence, the position of the centre of the pulse can be given as:
J_
-A CO/
^.07 —

-i T cos(cotk) + cos(cotk+l )>
COS

(2.17)

cy

It should be noted that the position of the pulse is not a function of modulation depth.
Therefore, the area and corresponding pulse position (Xcoi) for each sampling period can
be pre-calculated off-line and saved in a L U T . Since quarter-wave symmetry applies in
this case w e only need to store half of the pre-calculated pulsewidths and pulse positions.

2.3.1 CBT and EAPWM Comparison
In this section an example for comparison of the CBT and EAPWM techniques is
presented. For a switchingfrequencyratio ofp=6, the sample intervals are:
7i 2n
'/ =

An

0-, —

5K

,K——,2n

J = 0,2,-,6

(2-18)

The pulse positions for C B T and E A P W M pulses are:

71

X centroid

y

-

^.COI ~

7t

K

3/T

- — — , - , - T Z T T , 1.21180^-,— , 1.7820 ^r
4.5872 2 1.2788
'2
71

K

7Z

^•rI55Ir

12301

(2.19)

1)71

*>T'17699*

The sampled intervals and the P W M pattern for C B T are shown in Figure 2.9.

(2.20)
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Figure 2.9: Pulse positions for C B T P W M patterns.
Figure 2.10 shows the comparison of the CBT and EAPWM patterns. From Equations
(2.19) and (2.20) the difference (epositio„) of the pulse position of these two methods can
be defined as:

X centroid
' position

X,CO!

100

(2.21)

A maximum value of eposition = 0.2% in this example shows that Equation (2.10) can be
regarded as an approximation to Equation (2.17), especially when there is no large
variation in the reference waveform during the sampling period. The performance
evaluation of the proposed equal area based technique along with C B T and conventional
P W M switching strategies is presented in Section 2.4.
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Figure 2.10: Comparison between the pulse positions of the C B T and E A P W M
techniques.

2.4 SIMULATION AND PERFORMANCE ANALYSIS
2.4.1 P e r f o r m a n c e Evaluation

Usually, the performance of a PWM based inverter is evaluated on the basis of ha
distortion and switching losses. A commonly used figure of merit to assess the
performance of a voltage source inverter is the harmonic distortion factor ( H D F ) based
on total harmonic distortion ( T H D ) [48, 53]. The H D F for a voltage waveform is defined
as:

V
HDF =

n=2

(2.22)
y

i

where V] is the fundamental component and V„ represents the nth harmonic component of
the output waveform. The H D F , defined by Equation (2.22), is used here as a basis for
the comparison of P W M switching strategies.

It should be noted that HDF is defined to reflect the actual level of harmonic d
current in practical applications. With the assumption that the currentrippleis largely
determined by the inductance of the load (eg. A C motors), the harmonic distortion factor
( H D F ) can be used to quantify the harmonic content of the inverter output current
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waveform [57]. For example, in most practical P W M inverter based applications [57]
such as adjustable speed drives low passfiltercharacteristic of the load inductance will
help attenuate the current harmonics in proportion to the inverse of the voltage harmonic
order, n.

2.4.2 Simulation results

The results presented in this Section are specifically chosen to provide a comparativ
basis for assessing the performance of the n e w equal area based switching strategy. The
comparison is made between natural and regular asymmetric sampling techniques, along
with equal sampling and centroid based techniques. The simulation results were obtained
using the M A T L A B [58] software package. The same switching frequency ratio, p=ftr/fo
has been used for simulation of each of the switching strategies which corresponds to
equal switching losses for the purpose of comparison.
Figures 2.11 and 2.12 show the harmonic distortion level for the CBT and EAPWM
switching strategies for modulation depths ranging from 0.4 to 1.1 and frequency ratio
ranging from 4 to 30. It is evident that the H D F reduces as the modulation frequency
ratio and the modulation depth increases.
A close examination of the results depicted in Figures 2.11 and 2.12 indicates that
low odd frequency ratios the H D F tends to be higher when compared to the adjacent
even frequency ratios. The higher H D F of these frequency ratios are due to the symmetry
changes of the P W M pattern form quarter-wave symmetry (for "even" frequency ratios)
to half-wave symmetry (for "odd" frequency ratios).
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1.2

30
Frequency ratio
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Figure 2.11: Harmonic distortion in CBT PWM technique.

1.2

30
Frequency ratio

Modulation depth

Figure 2.12: Harmonic distortion in EAPWM technique.

Figures 2.13, 2.14 and 2.15 show the variation of the harmonic distortion factor
modulation depth and frequency ratio for the EST, unipolar natural and unipolar

PWM switching strategies. The HDF reduces in all three cases as the frequency rat
modulation depth increase.
The HDFs associated with the CBT and EAPWM techniques for low switching
frequency ratios are similar (in magnitude of * 25%). By comparison the EST and
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unipolar natural techniques have a much higher H D F in the order of 4 0 % . A more
detailed comparison of these techniques based on H D F and fundamental voltage is
presented in the next Section.
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Figure 2.13: Harmonic distortion in E S T P W M technique.
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Figure 2.14: Harmonic distortion in U P N S P W M technique.
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Figure 2.15: Harmonic distortion in U P R A S P W M technique.

2.4.3 Comparison of CBT with Sinusoidal PWM Techniques

Figure 2.16 shows the performance comparison between the unipolar natural samplin
(UPNS), unipolar regular asymmetric sampling ( U P R A S ) switching strategies and the
centroid based ( C B T ) P W M

techniques. A s mentioned before in the case of odd

frequency ratios there is half-wave symmetry for C B T and E A P W M techniques while
there is quarter-wave symmetry for EST, U P N S and U P R A S techniques. Therefore, two
"even" middle frequency ratios (8 and 12) from the entire range offrequencyratios (2 to
30) have been chosen for detailed comparison.

Figures 2.16 (a) and (b) show the variation of HDF as a function of modulation d
given switching frequency ratios. It can be noted that H D F decreases as modulation
depth increases. The C B T provides a significantly lower H D F over the whole range of
modulation depths.
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Figure 2.16: HDF vs. modulation depth for: (a)/?=8, (b)p= 12.

The variation of fundamental voltage, Vt, as a function of modulation depth is s

Figures 2.17 (a) and (b) for frequency ratios of 8 and 12 respectively. The fund

voltage for CBT is slightly higher than for the two other methods over the entir

modulation depths. In addition the linearity which exists between the fundamenta
voltage and modulation depth provides a simple means for controlling the output
voltage.
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Figure 2.17: Fundamental voltage vs. modulation depth for: (a)/?=8, (b)p= 12.
A comparison of HDF for the CBT, UPNS and UPRAS, as a function of fundamental
voltage, is shown in Figure 2.18(a) and (b) for frequency ratios 8 and 12. From
Figure 2.18 it is evident that the C B T produces a lower H D F over the entire range of
fundamental voltage levels considered.

The ability to eliminate low order harmonics can be seen more clearly from Figur
which compares the harmonic content in the output voltage of the C B T with U P N S and
U P R A S which are sinusoidal modulating techniques. Figures 2.19 (a-c) indicate that the
low order harmonics up to the 9th are negligible. Further, the 9th harmonic of the C B T is
5 0 % lower than that of the U P R A S . Indeed, as illustrated by thesefigures,the largest
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voltage harmonic of the C B T is the 11th, whereas, in the cases of U P N S and U P R A S the
most significant lowest order harmonic is the 9th, which reaches approximately 4 0 % and
50%o of the fundamental, respectively. Also the 7th harmonic in the C B T is less than 3 %
while in the U P R A S and U P N S it is 1 2 % and 2 0 % of the fundamental, respectively.
Clearly, at low switching frequencies, the C B T P W M technique provides better
performance in harmonic elimination over the sinusoidally modulated P W M techniques.
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Figure 2.18: H D F vs fundamental voltage for: (a)/?=8, (b)p= 12.
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Figure 2.19: Harmonic spectrum: switching frequency ratio 10, modulation depth 0.8:
(a) Centroid based technique(CBT),
(b) Unipolar natural sampling technique ( U P N S ) ,
(c) Regular asymmetric sampling technique.(UPRAS).
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2.4.4 Comparison of CBT and EAPWM
A comparison of the harmonic spectra for CBT, EAPWM and EST PWM techniques,
for a frequency ratio of 10 and modulation depth of 0.8 is given in Figure 2.20. L o w
order harmonics below the 9th are almost zero while the 9th harmonic is thefirstharmonic
of the centroid based switching strategy which is significantly smaller than in the E S T
technique. Figure 2.20 (a) indicates that the C B T and E A P W M are very effective in
suppressing the low order harmonics.
From the frequency spectra, illustrated in Figures 2.20 (a-c), the magnitudes of the
order harmonics in E A P W M and C B T are significantly lower than for EST. This result is
to be expected, since, in both the equal area based P W M technique ( E A P W M ) and the
centroid based (CBT) switching strategies, the P W M pulses are placed at appropriate
positions so that their areas are better matched with the areas under the reference
waveform being sampled. However, the slight difference in pulse position calculation in
C B T and E A P W M are reflected in the elimination of the low order harmonics and the
H D F minimisation. The C B T and E A P W M are capable of eliminating the low order
harmonics up to n= p± 1, while keeping the H D F at a lower value in comparison with
other methods.
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Figure 2.20: Harmonic spectrum: switching frequency ratio 10, modulation depth 0.8:
(a) Centroid based technique (CBT),
(b) Equal sampling technique (EST),
(c) Equal area based P W M technique ( E A P W M ) .
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Comparison of the harmonic distortion and fundamental voltage for the C B T , E S T and
E A P W M for various modulation depths are illustrated in Figures 2.21 and 2.22. As
shown the H D F for C B T is smaller when compared to H D F of EST. However, the H D F
for E A P W M over most of the modulation depths is lower when compared with the C B T
and EST. Furthermore, the fundamental voltage is also higher over the entire range of
modulation depths. As a consequence, the variation of H D F versus fundamental voltage,
shown in Figure 2.23, is significantly lower for E A P W M when compared to C B T and
EST.
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Figure 2.21: H D F vs. modulation depth for: (a)p= 8, (b)p = 12.
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Figure 2.22: Fundamental voltage vs. modulation depth for: (a)/?= 8, (b)p =12
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Figure 2.23: H D F vs fundamental voltage for : (a)p= 8, (b)p = 12.

2.4.5 Predetermined Harmonic Cancellation
Application of the proposed equal area based P W M technique ( E A P W M ) for active
power filters is presented in this Section [43]. In order to show the effectiveness of this
P W M switching strategy for predetermined harmonic cancellation a quasi square load
current waveform has been considered for the purpose of harmonic reduction.
Figure 2.24 shows the actual load current, Uoad , the desired supply current, /„ and the
reference current waveforms for an active power filter, iref.
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Figure 2.24: Current waveforms for predetermined harmonic cancellation.
Figure 2.25 shows the reference current waveform and PWM switching patterns
generated for E A P W M , C B T and U P N S switching strategies.. The frequency spectrum
of the active powerfilterreference current {irej) waveform is given in Figure 2.26 which
shows the presence of low order odd harmonics in the load current. The level of
cancellation and the parameters of active power filter determine the number of pulses per
cycle in the P W M switching pattern. In this case the number of pulses per cycle of 50 H z
is chosen to be 20 which implies a switching frequency of 1000 Hz. The harmonic
distortion factor for the load current calculated up to 24th harmonic is 4.63 %.
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Figure 2.25: P W M pattern generated using: E A P W M , C B T and U P N S techniques.
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Figure 2.26: Harmonic spectrum of the load current waveform.
In order to compare the performance of the EAPWM technique for predetermined
harmonic cancellation, the active powerfilterreference current waveform (iref) has been
modulated using the unipolar natural (UPNS) and centroid based (CBT) P W M
techniques. Figures 2.27 (a-c) show the harmonic spectra of the source current (iref+iioad)
after compensation using E A P W M , C B T and U P N S techniques.
The HDF for EAPWM, CBT and UPNS calculated up to harmonic order of 24 are
1.17%, 1.66%, 1.22% respectively. This is clear that the E A P W M technique produces a
lower H D F for low order harmonic when is compared to C B T and U P N S techniques.

Chapter Two: Equal Area Based PWM Technique

42

Harmonic distortion factor =1.17 %

0.5

T.T. |

o s m o n o f n f t m o TT o. T?o I O I o 9
I o I20a i o I o25
*
10
15

Harmonic Order

(a)

c)
1

Harmonic distortion factor = 1.66 %

0.5

•

T T ? ! r

f)
10

15

20

25

Harmonic Order

(b)
Harmonic Sp*ctrom of U P N S

Harmonic distortion factor = 1.22 %

0.5

uou<i)u'i

5

l

affiiiiOei'u I u '
10
15

f i u a ' 8

20

25

Harmonic Order
(c)
Figure 2.27: Frequency spectrum of the source current after compensation:
(a) E A P W M , (b) C B T and (c) U P N S .
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2.5 SWITCHING SEQUENCE
A switching sequence has been proposed to reduce the switching losses for the fullbridge inverter, shown in Figure 2.3. The circuit of Figure 2.3 consists of two switching
legs, SW11/SW12 and SW21/SW22. There are 16 different possible combinations of
switching. Only four of these combinations are useful for obtaining the P W M pattern
across the inverter output. The four useful states of the inverter are as shown in
Table 2.1.
Table 2.1: The switching combinations.

Conducting Switches

Output voltage V0

SWU, SW22

+ Vdc

SW]2, sw21

-Vdc

SWJJ, sw12

0

sw12, sw22

0

In the proposed switching sequence, two out of the four switches of the inverter are
operated at the outputfrequency,f0 (lowfrequency),and the other two are switched
according to the P W M pattern (highfrequency).One way to have positive and zero
voltage across the inverter output is to turn on SW22 when the P W M switching pattern,
VPWM

is positive, and by turning on SW2] when

VPWM

is negative (refer to Figure 2.28).

Thus SW21 and SW22 are switched at the referencefrequency,f, which is generally low.
The switching sequence of these two slow switches, SW21 and SW22, are:
SW22=1

whenVpwm>0

SW22 = 0 when Vpwm < 0
SW2l=l-SW22
To generate the P W M pulse pattern across the inverter output, only SWU

(2.23)
and SW12

should be driven by the proposed switching strategy as follows:
SWU =1

when (SW22 = 1 Vpvm > 0)

SWn=0

when (Vpsm = 0)

SWu=l-SWu

(2.24)
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Switches SW21 and SW22 can be classified as "slow" switches and SWn

and SW12 can be

classified as "fast" switches.
Power switches with a lower switching speeds can be used for switches SW21 and SW22
[59]. Thus the number of fast switches can be reduced from 4 to 2 in a full-bridge
inverter reducing the total switching losses.

SW21 =On
SW22 =Off

SW12=0n
•SW12=Off

V

SWU=Off
SWll=0n
\

SW21 =Off
SW22 =On

\

Figure 2.28: Proposed switching sequence.

2.6 CONCLUSIONS
This Chapter presented a novel equal area based P W M switching strategy ( E A P W M )
which is essentially a non-uniform P W M technique where the centres of the P W M pulses
are aligned with the centre of integration (COI) of the corresponding areas of the
reference waveform. The simulation results indicate that the equal area based P W M
technique is capable of generating an inverter output waveform having reduced low
order harmonic content. In particular, it has been shown that E A P W M yields a notable
improvement in terms of minimal H D F while producing a higher fundamental voltage
magnitude than for conventional techniques at low switchingfrequencyratios.
The EAPWM switching strategy has considerable practical use for AC variable-speed
motor drive applications where harmonics at the output of the inverter pose serious
problems to the drive performance. Furthermore, application of the proposed switching
strategy and switching sequences in the active powerfiltercan further reduce the
switching losses while minimising the harmonic distortion.

CHAPTER

3.
HARMONIC ESTIMATION

3.1 INTRODUCTION
Nonlinear loads in power systems are often dynamic in nature such that the frequency
and amplitude of the load current components vary continuously with time and load
conditions [60]. These nonlinear load currents flowing through the power system
impedances lead to voltage distortion. T o mitigate the effects of distortions in power
systems an accurate and adaptive measurement technique is required. A n adaptive
algorithm is proposed to track and estimate the time varying magnitudes and phase
angles of load current harmonics. The proposed algorithm simultaneously determines the
power system fundamental frequency.
The proposed harmonic estimation process is illustrated in Figure 3.1. It consists of a
phase and frequency tracking technique and a parallelfilterbank which performs the
harmonic estimation. The fundamental power system frequency, f0, and phase, $>, are
tracked by a phase and frequency estimator. The estimated frequency is then used by a
resonator based parallel filter bank ( R B F B ) to estimate individual harmonic components,
/;, ...IN, of the input signal, i(n). The phase and magnitude of each harmonic,filteredout
byfilterbank, can be calculated using a sliding measurement algorithm [61]. The
calculated magnitude of each harmonic is used to find the active powerfilterreference
waveform, iref, for harmonic reduction and/or reactive power compensation.

45

Chapter Three: Harmonic

Estimation

46

>>

i(n)
Data

Harmonic

Acquisition

Estimator

Harmonic & Reactive

i
i

Compensation Scheme

J

N

1

W

Frequency & Phase

Filter

i{

\fo
v(n)

hef Active Power
>-

i

Tracking

Figure 3.1: Proposed harmonic estimation technique for active power filtering.
This Chapter is organised as follows: Section 3.2 discusses the short term Fourier
transform (STFT) which is the most widely used technique for harmonic estimation.
Section 3.3 discusses the theory of the frequency tracking techniques considered such as;
F M demodulation and adaptive infinite impulse response (IIR)filtering.Section 3.4
presents a resonator based filter bank ( R B F B ) structure and sliding harmonic
measurement [61]. The performance evaluation of the proposed structure is carried out
in Section 3.6. The simulation results are presented to illustrate the performance of the
frequency tracking techniques described in Sections 3.4 for a non-stationary power
system fundamental frequency. The simulation results obtained for F M demodulation
technique are discussed and compared with adaptive IIRfilteringresults. The simulation
results for proposed filter bank based sliding measurement technique are compared with
those obtained by a short term Fourier transform estimation technique.

3.2 HARMONIC ESTIMATION
A s mentioned in Chapter 1, harmonic measurement techniques are classified into off-line
and on-line approaches. For off-line measurement of non-stationary signals such as
power system voltage and current waveforms, Fourier transform (FT) based techniques
have been used [62].
Other techniques such as a artificial neural network (ANN) [63] based estimator,
m a x i m u m likelihood [64], Kalmanfiltering[65] and combination of different methods
[66] have been reported. However, majority of the harmonic estimation techniques as
reported in the literature are based on the Fourier transform [60, 62, 67].
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3.2.1 Fourier Transform
In this case a signal is represented in the Fourier transform frequency domain as
summation of weighted orthogonal sine and cosine functions. The weights are referred to
as Fourier coefficients. Transformation of data from frequency domain to time domain is
done using the Inverse Fourier Transform (IFT).
In practical situations, the discrete Fourier transform (DFT) is used to estimate
Fourier transform of a real signal from afinitenumber of sampled points. The properties
of a continuous Fourier transform are the same as those for the Discrete Fourier
Transform. The D F T is defined as:
N-\

2nkn

*(*) = £*(">"'"""

(3-1)

n=0

where x(n) is a sequence obtained by sampling the continuous time signal x(t). The
magnitude and phase of X(k) are the magnitude and phase of the corresponding
frequency components in the frequency domain.

With an N sampled data sequence DFT produces an N point frequency response, each o
these points in the frequency response is called a frequency bin. Depending on the
number of points in the sampled data, as well as the sampling frequency, each frequency
component of the signal should contribute only to one single frequency of the Fourier
transform (frequency bin). M o r e the number of samples, the closer the bins lie together
and higher the sampling frequency further apart the bins are.
In order to obtain an accurate DFT result several important assumptions should be
considered. These are:
1. the signal should be quasi stationary,
2. the frequency of sampling should be greater than twice the highest harmonic
frequency in the signal to be analysed,
3. the sampling frequency should be an integer multiple of the fundamental
frequency.
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W h e n the above requirements are not satisfied, three of the major problems associated
with the use of D F T occurs which are: aliasing, leakage and picket-fence [40, 60, 66, 68,
69], A brief discussion on these pitfalls is given as follow:
Aliasing occurs when the sampling frequency is not chosen high enough above the
highest frequency of interest in the signal (fs > 2fmax) which consequently causes high
frequency components to be folded into low frequency area in frequency domain. T o
avoid aliasing, the input signal should be band limited tofrequenciesbelow one-half the
desired sampling rate by low passfiltering(anti-aliasingfilter)the continuous signal prior
to digital sampling [70].

The "leakage" occurs due to the truncation of the signal in the time-domain such that a
fraction of a cycle exists in the waveform instead of complete periods. The D F T assumes
that the input signal is periodic. If the input sequence doesfinishon a whole number of
periods a discontinuity occurs and consequently the frequency resulting from the D F T
leaks into adjacent frequency bins instead of placing them at the correct frequency bins.

The "picket-fence" effect is referred to the accuracy of the magnitude of each harmonic
in D F T results. Since the D F T is discrete only those frequencies that are placed exactly
on the discrete points in the frequency domain (f/N where N is the size of D F T ) are
represented accurately by D F T . The resulting frequency spectrum can be considered as
the continuous spectrum viewed through a picket fence.

3.2.2 Short Term Fourier Transform
The short term Fourier transform (STFT) is used to evaluate the way the frequency
content changes with time. W h e n the input signal is not a stationary signal, ie with timevarying frequency and magnitude, then a short time moving window is required to
capture the time-frequency variation of the signal and its frequency components. The
S T F T is illustrated in Figure 3.2. The input signal x(n) is subdivided into sections, where
each section is analysed for its frequency content separately. A variety of windowing
techniques can be used to minimise the blocking effects which m a y arise due to sharp
transitions between successive blocks of data [71]. The S T F T is defined as:
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STFT[k,m] = £ x[n]W[n - m]e~ 7T
J

(3.2)

where W(n-m) is the window function.
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Figure 3.2: Short term Fourier transform.
The frequency resolution for the Fourier transform is given by:

/,resolution

(3.3)

2N

where N is the number of samples in the window and/, is the sampling frequency. It is
clear from Equation (3.3) that the frequency resolution can be increased by increasing the
number of data samples. Larger data blocks result in increased computational burden and
longer processing delays. A s an example, consider the situation where a frequency
resolution of 1 H z is desired while the sampling frequency is 3200Hz. In this case, N is
equal to 1600 which means that the block of data contains 32 full cycles of the
fundamental frequency. It is clear that this would not be satisfactory for online real-time
applications.

3.3 FILTER BANK BASED HARMONIC MEASUREMENT
As an alternative to Fourier transform methods, filter bank harmonic estimation
technique can provide high resolution in time and frequency [72]. A n adaptive frequency
estimator is proposed (Figure 3.3) to estimate the fundamentalfrequency.The estimated
fundamental frequency if0) is used to adapt the parameters offilterbank which provides
the separated harmonic components.
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3.3.1 Filter bank Structure
The structure of the proposed filter bank based harmonic estimation scheme isinshown
Figure 3.4. Thefilterbank consists of parallel digital resonators with a c o m m o n feedback
loop referred to as a resonator basedfilterbank [72-74]. The transfer function from the
input signal, x(n), to the residual error signal, e(n), is equivalent to an IIR band pass filter
whose zero transmissionfrequenciesare at C0k for k=l, ..., N. Also, the transfer function
from the input to the output of eachfilteris exactly unity at the resonant frequency of the
corresponding resonator and zero at thefrequenciesof all the other resonators [72, 74].
For the proposed filter bank structure illustrated in Figure 3.4, the transfer function of
each resonator is given by [72]:

_ 2z-'(a,-z-')
R

(3.4)

\-2auz~x+z-

where ak=cos((Ok ) and cok is equal to the ** harmonic angular frequency. The transfer
function from the input, x(n), to the output of each resonator, yk(n), is equivalent to an
IIR band-pass filter as follows:

HL(z)
=
'BF'

gHfa)
N

1 + gZHfc)
;=i

(3.5)
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(3.6)

+z

where

H(z) =

N

(3.7)

l + gZHfa)
;=i

Figure 3.4: Resonator based filter bank.
For stability purposes, the feedback gain, g, must satisfy the following inequality [75]:

o<

*4

(3.8)

where TV is the number of band-pass filters. The bandwidth of eachfilterinfilterbank is
controlled by the parameter g. Figures 3.5 and 3.6 show the magnitude and phase
responses of the band-passfilterfor different values of g. It can be seen that the phase
and magnitude response of each band-pass filter is exactly zero and unity respectively at
the resonant frequency.
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Figure 3.5: Transfer function magnitudes of thefilterbank for://= 100 H z and g = 0.01
(dotted), g= 0.02(dash-dot), g= 0.03(dash-dot-dot), g= 0.05(solid line).
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The resonant frequency of the A* band-pass filter is given by:

A=^cos _ 1 (^)

(3.9)

The resonator frequency of eachfiltershould be adapted to match thefrequenciesof the

input data. When the filter has converged, the isolated input sinusoids are availabl

outputs of the resonators. Figure 3.7 shows the magnitude response of the filter ban
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and frequencies of 32, 100, 150, 200 H z . A s seen in Figure 3.7, the zero

transmission frequencies of each filter in filter bank are located at the bandpass
frequencies of other filters.
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Figure 3.7: The magnitude transfer functions thefilterbank for N = 4 and
g= 0.01:/;=32 Hz,/^=100 Hz,/ 3 =150 Hz,f4=200 H z [72].

By being able to place the band-pass frequency of each filter at any arbitrary frequenc
very good flexibility in terms of the frequency resolution and sampling frequency can be
achieved when it is compared to D F T . For example, with a sampling frequency of 1000
H z and the input signal with the frequencies of 32, 50, 100, 150 H z , the required
resolution for D F T is 2 H z (the prime factor of 32, 50, 100, 150 Hz). In other words, to
estimate the Fourier coefficients accurately, at least 500 samples are needed which
results in an increase in acquisition time and longer processing delays.
The resonator frequencies of second-order IIR resonators (Equation(3.6)) should be
adapted to match the frequencies of the harmonic components in the input signal. W e
only consider the case where the harmonic components are integer multiples of the
fundamental frequency. For those frequency components which are not k n o w n such as
interharmonics a separate adaptive frequency estimation technique can be used to track
them and assign an extrafilterin thefilterbank for their retrieval.
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3.3.2 Sliding Algorithm

In order to estimate the phase and magnitude of a sinusoid at the output of each
pass filter a sliding constrained notch filter (CNFT) algorithm is employed [72],
Assuming that the input signal is real valued, that is:
N
x n

( ) = 2 ( C * coscokn + dk sincokn) + v(t)

(3.10)

k=\

where v(t) is a zero mean white noise. The output signal of the A* filter is give
yk(n) = ck coscokn + dk sin cokn

(3.11)

Evaluating Equation (3.11) at (n-l)th sampling time gives:
yk (»-!) = ck Qos(cok (n -1)) + dk sin(cok {n - 1))

(3.12)

By solving the resulting linear Equations (3.11) and (3.12), a sliding algorithm can be
derived as follows:
Ck («) = yk (n) = ck coscokn + dk sincokn

k (") = - — \ y k (« ~ 1 ) " cosak yk («)]
s\xvcok
-dk coscokn-ck sincokn

(3.13)

D

(3.14)

The Fourier coefficients of the output signal can be obtained as follows [72]:
ck(n)

coscokn

-smcokn

cM

dk{ri)

sin cokn

coscokn

DM.

(3.15)

The amplitude (Am) and phase ($0 of each component are calculated as:

Am=^c2k+dl;

jk=-tm-\-±-)

(3.16)

Manipulation of Equations (3.13) and (3.14) leads to the following expression:
C2k(p)

+

Dl(p) = cl+dl=A2m (3-17)

This means that the amplitude can be updated at every sample time without computi
Equation (3.15).
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Note that Equations (3.13), (3.14) and (3.15) are evaluated at the time instant when the
transient response of thefilterhas elapsed. However, in situations where the sinusoidal
parameters (phase and amplitude) are time varying, Equations (3.13), (3.14) and (3.15)
can be computed at any sample time to update the estimates. For such cases, the rate of
parameter variation must be slower than the required acquisition time of the filter.

The residual error signal, e(n), of the filter bank structure (Figure 3.4) can be monit
to identify transient periods caused by frequency and/or magnitude changes in load
current. In steady state conditions this error converges to a minimum value while during
transient periods it reaches a m a x i m u m value.

3.4 FREQUENCY ESTIMATION
Online estimation of the of load current harmonics in time-varying conditions requires an
accurate frequency and phase estimation of the fundamental component. The estimated
fundamental frequency is used to adjust the centre frequency of eachfilterin the filter
bank. T w o methods, namely; adaptive IIRfilteringand F M demodulation techniques are
evaluated in the next Section to meet the above requirement.

3.4.1 Adaptive IIR Filtering
Adaptive infinite impulse response (IIR) filtering is widely used for estimating the
frequency of unknown sinusoids buried in noise [76]. In this technique shown in
Figure 3.8, a bandpass IIRfilteris used. The band-pass frequency is adaptively varied
such that the mean square error of thefilteris minimised [77]. The error signal e{ri) is
defined as:
e(n) = x(n) - y(n) (3 18)
w h e r e ^ is the output of the bandpass filter and x(n) is the input signal. In this project
an IIR bandpassfilter[78] has been adopted which is computationally more efficient
when compared to adaptive IIR filter structures [72] proposed in [79-81]. The transfer
function of this IIR band passfilteris given by:

g,(»)=(i-r). -):;"' n. <3i9)
1 + raz

+ (2r - Y)z
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where r is a parameter which controls the bandwidth of thefilterand should be in the
range 0.5< r < 1 to ensure that thefilteris stable. Figure 3.9, shows the magnitude
response of thefilterfor various values of r. The centre frequency offilter,fp, is then
given by:

1
Jp

2K

-/ a

(3.20)

\ 2 )

where -2< a <2. W h e n the band-pass frequency is placed at the location of the input
frequency, the error of thefilteroutput will be minimised. The input frequency can then
be easily estimated from parameter a.

y(n)

x(n)

e(n)
+

-

Figure 3.8: Adaptive IIR Filtering.

Various adaptive algorithms have been proposed to adjust the filter parameter, a, whi
controls the centre frequency of the bandpassfilter.A Gradient decent algorithm [82] is
adopted in this project which is simple to implement due to its low complexity.
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3.4.1.1 Gradient Decent Algorithms
The goal of the Gradient algorithm is to search for the values of a which minimises the
variance of the error signal £ = E[e2(n)]. The recursive gradient-based expression for
updating the coefficient a is given by [83]:
a(n + l) = a(n)-/Na (3.21)
where u is a step size which controls the algorithm convergence rate and Va is the partial
derivative of the mean squared error with respect to a. A normalised factor is
incorporated in to Equation (3.18) as follows:

a(n +1) = a(n) - p.

(3.22)

s+T

where e is a small positive real number to ensure that division by zero does not occur.
T is a smoothed estimate of the power of the V a and is given by:

r(n + i) = rr(H)+(i-r)v;

(3.23)
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where /is a forgetting factor in the range of 0 < y<\ and V a is given as [72]:

V a =2ei(n)^

=

-2e(n)yf(n)

dy(n)
wherey\ri) is an estimate for — —

yf

(3.24)

can be expressed in the following recursive form:

(„) = -ry{n - 1 ) - r ayf ( » - ! ) - (2r - 1 ) v r (w - 2)

(3.25)

The flow-graph of thefilterimplementation using "Direct Form II Transposed" [70] is
shown in Figure 3.10.

x(n) -<2r-1)

Figure 3.10: The flow-graph of the filter implantation.

3.4.2 Frequency Demodulation Technique
Frequency modulation (FM) and demodulation techniques are well established and
understood when implemented using analog circuits. Recently, state-of-the-art digital
technology has allowed radio-frequency (RF) signals to be processed digitally [84],
Modulated R F signals are digitally sampled and then demodulated in real time using
signal processing techniques A digital F M demodulator is proposed to track the variation
of the fundamental power system frequency (signal in F M ) from 50 H z (carrier in F M )
[85].

In the frequency demodulation technique it is assumed that the frequency variation wit
respect to 50 H z , Af, has been modulated with the power system voltage waveform (50
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H z carrier). Figure 3.11 shows the block diagram of the proposed F M demodulation
technique for fundamental frequency tracking. Consider the input signal as:
x{ri) - A cos(co0n + <E>(«)) + e(ri)

(3.26)

®(n) = 27tkfn

(3.27)

where A is the magnitude of the signal at the fundamental frequency (co0 =27rf0) and
<J>(n) is the instantaneous phase due to the frequency variation. Note Af is an unknown
parameter. e(n) is the sum of the noise and harmonics in the input signal.
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D S P Control Process

Figure 3.11: Digital F M demodulator frequency tracking.
As shown in Figure 3.11, the output of the mixers, z(n), can be formed as follows:
z(n) = x(ri)[cos(co0n) + jsin(coQn)\
A

ej(2a,0n+<S>(n))+

£>(<!>(«)) + g > ( $ < » > )

(3.28)

~ 2
where <!?(ri) is the contribution of noise e(n), on the instantaneous phase <D(n). The
frequencies of the signals which carry the phase information lie in the range D C and 2fQ
The high frequency component at 2fa (thefirstterm in Equation (3.28) ) can be removed
by a low passfilterwith cut-offfrequency,/™„ above the bandwidth of Af [70]. The low
passfiltershould possess a linear phase and constant group delay. At the output of the
low pass filter w e have:
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A

z(n) = —eJ*(n)+£(n)

(3.29)

where e{n) is the sum of the filtered noise sequences from z(n) and the attenuated
at highfrequency.W h e n the signal-to-noise ( S N R ) ratio is high, it can be shown that:
0(«) = angle(z(n)) (3.30)
is a good estimate of O ( w ) . From Equation (3.29), the estimate for the frequency
variation can be found by:
z(n) = z(n + l)*z\n~l) (3.31)
A2
z(n) * —e>c*»H)-*»-i)+(rc»» + ~ ( n )

(3 3 2 )

where z *(«-!) is the conjugate of the z^w-l). Finally, the frequency deviation is
calculated as:

$ = 7^77

=

T-angKm) (333)
47r&t

An

3.4.2.1 Low Pass Filtering
As mentioned above, a low pass filter with linear phase and constant group delay is
required to remove the high order components in the frequency demodulation technique.
Finite impulse response (FIR)filterswith constant group delay and linear phase
introduces no phase distortion which is an essential requirement for this technique.

The main disadvantage in using an FIR filter is its high computational burden and mo
importantly its delay. A high order FIRfilteris more accurate and robust to noise but
increases the computational burden andfilteringdelay. The order of a FIR, Npm, is
determined based on the sampling frequency of the input data acquisition system and
required band pass characteristics. T o reduce the order of the FIRfilterthe sampling
frequency should be reduced and a signal with lower bandwidth (equal to the maximum
harmonicfrequencyburied in signal) should be used.
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3.4.2.2 Decimation
In order to retrieve the higher order harmonic components of the signal and to avoid
aliasing problems, the power system voltage and current waveforms are usually sampled
at high sampling frequencies causing the harmonic components to be closely spaced in
the frequency domain. In most cases, the processing effort required to implement the
system is proportional to the number of samples.
Decimation in time domain can reduce the number of samples and consequently the
required calculations. Usually, w h e n decimation is performed, an anti-aliasingfilteris
applied before down-sampling to alleviate the effects of aliasing introduced from the
operation of down-sampling. In this regard, the original input signal should be low-pass
filtered before decimation. The resulting bandwidth and sample-rate reduction allows
real-time calculations involved in processes such as adaptive digitalfilteringand F M
demodulation to be effectively carried out. Also decimation after low passfilteringplaces
the lower order harmonics, eg. the fundamental, in the middle of the signal bandwidth
where the accuracy of the adaptive algorithm is at its maximum.

3.5 SIMULATION RESULTS
Simulations using M A T L A B

[58] package were developed to verify the proposed

frequency estimation and filter bank harmonic measurement techniques.

3.5.1 Frequency Estimation

Simulation results are presented to illustrate the performance of the adaptive IIR filte
and F M frequency demodulation techniques for frequency tracking. For this simulation a
waveform with a time-varying fundamental frequency in the presence of white noise with
harmonic components up to the 7th order has been generated. A sampling frequency of
800 H z is chosen which is greater than twice the highest frequency in the signal (ie. 7
harmonic).

Two cases have been considered for time-varying frequency changes as shown in Figure 3.1
In the first case, the fundamental frequency is modulated by a multi-step frequency change
from 50 to 50.5 H z and in the second case, a sinusoidalfrequencydeviation with a low swing
frequency of 5 H z has been added to the fundamental frequency.
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Figure 3.12: Fundamental frequency variation with time:
(a) step changes, (b) sinusoidal changes.
3.5.1.1 Adaptive IIR Filter

Figures 3.13 (a) and (b) show the estimated fundamental frequency for given input test
signal for different signal-to noise-ratios. The simulation results show that the adaptive
IIRfilterprovides an accurate estimate of the fundamental frequency after the transient
has decayed. It can be noted that the m a x i m u m error of the frequency estimates occurs at
the beginning of the transient, and lasts for 0.3 sec.
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Figure 3.14 shows the performance of adaptive IIRfilterin tracking the sinusoidal timevarying frequency variation. Smaller values for p in the adaptive algorithms give stable
but tracking with a delay. Higher value for p causes an oscillation around the desired
signal.
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Figure 3.14: Fundamental frequency tracking sinusoidal changes:
(a) ji=0.01, T=l, 7=0.9, S N R = 25 dB, (b) u=0.03, T=l, 7=0.9, S N R = 4 0 dB.
3.5.1.2 FM Demodulation (FMD)
Figure 3.15 shows the performance of the FM demodulation technique for a step change
in response to the same test signal conditions as described in Section 3.5.1. A s there is
no adaptation process in this technique, the delay in response is only due to the order of
FIRfilterused for low passfiltering.In contrast to adaptive IIR filtering, in F M
demodulation technique there is no adaptive tracking which means that the estimated
signal in high S N R condition is a replica of actualfrequencyvariation.
As it can be seen in Figure 3.15, the FM demodulation gives improved performance in
terms of accuracy and the delay of tracking when it is compared to the adaptive IIR
filtering technique. For example, the delay of tracking in the F M demodulation technique
is about 0.15 second (Figure 3.15) w h e n it is compared to 0.3 seconds in the case of
adaptive IIRfilteringas illustrated in Figure 3.13.
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Figure 3.15: Fundamental frequency tracking for step changes:
(a)/ra, =5 Hz, A W = 5 0 , S N R = 2 5 dB, (b)fcut=5 Hz, Nm=30,

S N R = 4 0 dB.

Figure 3.16 shows the performance of the FM demodulation technique for sinusoidal
changes in the fundamental frequency for two test signals with different SNRs.
Figure 3.16 (a) shows the frequency tracking results using a 50th order FIRfilterand a
SNR=25 dB. A s shown by Equations (3.29) and (3.30), the contribution by the noise,
e(ri), on the estimated phase, O ( w ) , is limited by low passfilterperformance. High
order FIR (ideal low passfilter)is required when S N R is low which increases the
computational burden and delay of tracking (Figure 3.16 (a)).
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Figure 3.16: Fundamental frequency tracking for sinusoidal changes:
(a)/cu,=5 Hz, A W = 5 0 , S N R = 2 5 dB, (b)fcut=5 Hz, A ^ = 3 0 , S N R = 4 0 dB.
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3.5.2 Harmonic Estimation
A performance evaluation of the proposed harmonic estimation and measurement
technique have been carried out by digital simulation. T w o simulations with the same
input signal are used to compare the proposedfilterbank sliding harmonic estimation
with short term Fourier transform. The input signal consists of a non-sinusoidal load
current waveform with a time-varying fundamental frequency and magnitude. The
harmonic components of the load current are assumed to be "odd" and integer multiples
of the fundamental frequency up to the 29 th order. A sampling frequency of 3200 H z is
chosen which is more than twice the highest frequency component in the input signal.
The variation of the fundamental magnitude and frequency of the test load current are
shown in Figures 3.17 and 3.18 respectively.
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Figure 3.17: The magnitude variation of test load current signal.
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3.5.2.1 Short Term Fourier Transform
The short term Fourier transform (STFT) has been implemented for performance
comparison purposes. With a sampling frequency of 3200 H z , a 64 sample wide
Hamming window is used [70]. With extra processing, the magnitude and phase of each
harmonic is calculated using the imaginary and the real parts of the corresponding S T F T
results. Depending on the application, the S T F T output can be modified and the
reference waveform is generated using the inverse F F T (IFFT).

Simulation results of the short term Fourier transform for a given non-linear load cu
waveform are shown in Figures 3.19-3.21. The magnitude and phase information of the
harmonic components are determined assuming that the fundamental frequency is 50 H z
and the harmonic components are integer multiples of the fundamental. A s illustrated in
Figures 3.19-3.21, the short term Fourier transform can track the step changes in the
magnitude of the harmonic components for low order harmonic components accurately.
However, where there is a deviation in the fundamental frequency, a constant error can
be seen in S T F T results. A s there are no non-integer harmonic components in the test
signal, and sampling frequency meets the Nyquist criteria, the error is due to leakage
from one frequency component to the adjacent ones in S T F T results.
When there is a frequency deviation in the fundamental frequency of the supply system
(50 Hz), its effect is propagated to the harmonics in proportion to the harmonic order. It
results in an error in the estimation of all harmonic components (leakage). Figure 3.19
shows the estimated and actual magnitudes for fundamental and third harmonic. A s seen
in Figure 3.19, when a frequency step change occurs at t = 0.75 (sec), the estimated
magnitudes show a constant error (bias). However, the trajectory of step changes in
magnitude is being tracked (with a bias error). For the second step change of frequency
which takes place at t = 2.25 (sec), again the magnitude shows a bias error.
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Figure 3.19: Actual and estimated amplitude: (a) Fundamental, (b) 3rd order harmonic.
Figure 3.20 shows the estimated and actual magnitudes for 5th and 25th harmonics.
Similar to Figure 3.19, the trajectory of step changes in the magnitude of the signal at
t = 1 and t = 2 seconds have been tracked. However the leakage error can still be seen as
a bias error on estimated magnitudes. At t = 2.25 another frequency deviation (second
step change) in fundamental frequency occurs which is less than thefirststep change. As
it can be seen form Figure 3.20 (b) the bias error after the second frequency step change
is significantly reduced due to smaller frequency deviation. However, estimated
magnitudes for both low and high order harmonic components continue to show a bias
error.
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Figure 3.20: Actual and estimated amplitude: (a) 5th, (b) 25th order harmonic.
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Figure 3.21 shows the estimated magnitude for 26 th and 29 th harmonic components. A s
there were no "even" harmonic components in the test load current waveform, the
magnitude of 26

harmonic component is estimated to be zero up to the time of first

frequency step change (t = 0.75) and non-zero after that. A s illustrated in Figure 3.21 (a)
the S T F T shows a bias error for 26 th harmonic which is due to the leakage from
neighbouring frequency component, 25 th (Figure 3.20-b). This is one of the main pitfalls
of S T F T (FFT) technique which concludes that S T F T is not suitable for harmonic
estimation in a time-varying situation.
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Figure 3.21: Actual and estimated amplitude: (a) 26th, (b) 29th order harmonic.
3.5.2.2 Filter Bank harmonic estimation and measurement
Figure 3.22 shows the proposed system for harmonic estimation and measurement. The
estimated frequency is applied to the filter bank to retrieve the individual harmonics up to
the iV* order. Figure 3.23 shows the actual and estimated segments of the fundamental
waveform.
The results indicate that this technique can track the variation in frequency and
magnitude of the signal quite well. In steady state conditions the waveforms infilterbank
outputs are undistorted versions of the input harmonic components and there is no phase
error propagation as in the case of the cascade line enhancer [62].
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The magnitude and phase of each harmonic waveform can be calculated by the using the
sliding algorithm. Figures 3.24-3.25 show the estimated magnitude of fundamental, 3rd,
5th and 29th order harmonics. As illustrated in Figure 3.24, the amplitude of the
fundamental and 3rd order harmonic are retraced after each disturbance caused by a
change in the signal frequency and magnitude.
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Figure 3.25: Actual and estimated amplitude: (a) 5th, (b) 29 th order harmonics.
The simulation results show that the sliding algorithm for harmonic magnitude
calculations is capable of tracking changes in the input signal magnitude and frequency.
The harmonic magnitude is estimated accurately w h e n the transient in the output of the
filters has decayed. For some online applications such as active powerfilters,this
transient behaviour destabilises the process of harmonic reduction. Therefore, during
these transient periods the harmonic reduction should be reduced or temporarily stopped.
As mentioned before, the transient period can be detected using the residual error signal,
e(n) in filter bank structure.
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3.5.2.3 Computational

7/

Burden

From a computational burden point of view, the total computational burden of STFT for
each incoming sample consists of an N point windowing and FFT, phase and magnitude
calculations for N harmonics and finally an inverse F F T and windowing to construct the
reference waveform from the modified F F T coefficient. T o compare the computational
burden of thefilterbank based technique with S T F T technique, the number of floating
point operations (FLOPS) for simulations of this case study have been used. A s shown in
Table 3.1 the number of F L O P S for S T F T is much higher than for the filter bank based
technique.
Table 3.1: Computational burden in terms of F L O P S .
Short term Fourier transform
Windowing

FFT

Magnitude

IFFT

323

5558263

2779131

5558263

Total
13895981

Filter bank sliding measurement
Frequency TrackingHarmonic estimationSliding measurement
948284

3129244

3083388

Total
7160916

3.6 CONCLUSION
In this chapter a n e w adaptive structure based on the combination of resonatorfilterbank
and F M demodulation frequency tracking was proposed for estimation of the
fundamental and retrieval of harmonic components of load current. The phase and gain
of eachfilterat the frequency of interest are equal to zero and one, respectively. Hence,
the harmonic components are available at the output of eachfilterwith zero phase shift
and with same magnitude of the input components. The sliding C N F T algorithm was
employed to calculate the phase and amplitude of the estimated harmonic components.
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In order to track the inputfrequenciesfor thefilterbank parameterisation, two frequency
estimation techniques, adaptive IIR filtering and F M

demodulation, have been

considered. Simulation results for frequency tracking for time-varying situations have
been presented and compared. The simulation results were shown to be better for F M
demodulation w h e n compared with the adaptive IIRfilteringtechniques.
A performance evaluation of the proposed technique for harmonic estimation of a
nonlinear load current waveform w a s carried out. The simulation results forfilterbank
and S T F T techniques were presented for a non-linear load current with time-varying
frequency and magnitude. The simulation results show that the proposedfilterbank
structure provides better performance over a wide range of harmonic orders. It was also
shown that the proposed technique is computationally more efficient when compared
with the STFT.

CHAPTER

4.
ACTIVE POWER FILTER IMPLEMENTATION

4.1 INTRODUCTION
Active powerfiltersare used in power systems for harmonic compensation, reactive
power compensation and voltage control. This Chapter discusses the implementation
details associated with the proposed frequency and harmonic estimation techniques for
the active power filtering system. B y combining the above techniques with limits
imposed by the harmonic standards, compensation of harmonics and reactive power can
be carried out which lead to an A P F with a reduced power rating. The proposed active
power filter provides flexible and selective harmonic reduction for nonlinear loads.
Partial and selective harmonic compensation and power factor correction of the load
current for steady state and time varying situations have been implemented. A digital
signal processor platform has been selected for all control strategies as well as P W M
switching control. A functional system configuration of the proposed DSP-based active
power filter is shown in Figure 4.1. The D S P performs the following tasks:
1. data acquisition of the supply voltage, load current, A P F filter current and
voltage waveforms,
2. estimation of the mains supply voltage phase and frequency,
3. estimation of the load current harmonic components,
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4. calculation of the compensating current reference waveform for active power
filter incorporating the recommendations as stipulated by the harmonic
standards on the level of injected harmonics, and
5. generation of the P W M pattern and control of the inverter.
As shown in Figure 4.1, the inputs to the DSP based controller include; the measured
load current (iioad), A C supply voltage (vs), active filter current (iapj) and voltage of the
D C link (Vdc) of the inverter.

Figure 4.1: Functional block diagram of the proposed active power filter.
This Chapter is organised as follows: Section 4.2 discusses in detail the proposed
control strategy for the active power filter. It includes the harmonic estimation,
frequency tracking and reference waveform generation. In Section 4.3 the D S P
implementation of the system, including data acquisition and digital filtering on the D S P
are presented. Section 4.4 describes the hardware specification for the power circuit of
the inverter including the P W M and protection system of the A P F . Finally, the software
simulation results on the developed prototype A P F hardware are presented in
Section 4.5.
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4.2 CONTROL STRATEGY
The flowchart of the control strategy implemented on the D S P is shown in Figure 4.2.
Control strategy is started by sampling the load current, supply voltage, active power
filter and D C link voltage waveforms. The phase and frequency deviation of the supply
voltage are estimated and applied to the harmonic estimation module. All integermultiple harmonics of the supply frequency are estimated. The estimated harmonics are
checked against the level set by the harmonic standard to be implemented [3, 5]. If the
magnitude of harmonics exceed the recommended limits, then the level of compensation
is set to a value that reduces those harmonics just below the limit as set out by the
standard. The estimated harmonics together with the level of compensation are used to
generate the reference waveform for the P W M pattern generator. The P W M switching
module controls the inverter output in order to track the reference waveform. The
inverter injects the synthesised reference current into the supply at the point of c o m m o n
coupling (PCC).
In practice, the software development of each section of this flowchart can be broken
down into subroutines which can be individually tested to ensure correct operation. A
detailed discussion of each block in the flowchart is presented in the following
subsections.
4.2.1 Data Acquisition
The current and voltage input waveforms sampled by the DSP must be processed in real
time for successful active filtering to occur. Therefore, the execution of control strategy
software must be finished before the next samples are captured. Adhering to Nyquist's
theorem, the signals must be sampled at twice the m a x i m u m frequency of interest that is
present in the current waveform [70].

In order to match the power of the DSP for required calculation, the sampling frequency
is set to be 64 samples per fundamental cycle. This gives a m a x i m u m sampling period
of 316 us (3200 Hz). During this period of sampling, the D S P can execute the frequency
estimation module, harmonic estimation module and the P W M pattern generation.
Following sections present the implementation of the frequency estimation, harmonic
estimation and P W M switching.
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Figure 4.2: Flow chart of control strategy.

4.2.2 Frequency Tracking
As stated in the Chapter 3, two frequency estimation techniques were applied to the
estimation of the phase and frequency variation of the supply voltage. The simulation
results and comparison were provided to illustrate the performance of both algorithms in
tracking the fundamental frequency for step and slow changes. The F M demodulation
technique has been chosen for frequency tracking in this project due to its accuracy and
fast response in time-varying situations.
To implement the FM demodulation frequency tracking shown in Figure 4.3 (also
discussed in Section 3.4.2 of Chapter 3), two software based oscillators of the internal
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clock of the D S P have been used. The outputs of the mixers are passed through
programmable finite impulse response (FIR) low-pass filters to isolate the instantaneous
phase of input signal.

Programmable
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Digital
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Figure 4.3: Digital F M demodulator.
4.2.2.1 FIR Filtering

In order to process the frequency tracking in real time, a reduction in the sampling r
is necessary. O n the other hand, due to the possibility of aliasing, the reduced sampling
rate must still meet the Nyquist's criteria. Therefore, the input signal should be low pass
filtered before decimation.
To track the power system fundamental frequency, the voltage waveform is sampled at a
sampling frequency of 800 H z and then low pass filtered and decimated with the factor
of 4. To implement the F M demodulation frequency tracking module an FIR filter
design from M A T L A B [58] was used to find the FIR filter coefficients. The order of the
FIR filter is found to be 72 with a cut-off frequency (3 d B attenuation) at 20 H z , and a
rejection frequency of 45 H z . The attenuation at 45 H z is 80 dB.
The pseudo code of the implemented FM demodulation module is given in Appendix A.
The code has been optimised to reduce the computational time as well as the m e m o r y
storage of the programs.
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4.2.3 Harmonic Estimation and Prediction
4.2.3.1 Harmonic Estimation
In this project, due to the sampling frequency of 3200 Hz, load current harmonic
components at a m a x i m u m frequency of 1600 H z can be retrieved. The bandpass filter
parameters of IIR filters in filter bank are set to the frequency of corresponding
harmonic component. The estimated frequency deviation from frequency tracking
module is used to adjust the filter bank parameters. A n y prior knowledge of the load
current frequency characteristics such as frequency contents can be used to reduce the
number of filters in the filter bank and consequently reduce the computational burden.
4.2.3.2 Harmonic Prediction
In implementing the proposed harmonic estimation on the DSP, it is exposed to a
fundamental problem. That is, at the «' sampling instant, the reference waveform for
(n+l)th instant, yre/n+l), is not available. In other words, the error between the « * and
(n+1) reference current instants should be predicted using the present and previous
reference values. The error between the nth and (n+l)th instant for each harmonic can be
regarded as the phase error or the delay of the associated filter in the filter bank. Then
the phase error can be predicted for each harmonic individually. This phase error can be
decomposed into sums of phase errors for all harmonic components. Consider the output
of the filter bank:
N

yref (n +1) = £ c
*=1

t

cos(cok (n +1) + <j)k)
(4.1)

= Yjck cos(cokn + c/)k+a)kTs)
k=\

where Ts is the sampling period. Each harmonic in Equation (4.1) can be simplified as:
ck cos(cokn + 0k+cokTs) = ck cos(cokn + <f>k)*cos(cokTs)
- c k sm(cokn + <j)k)*sm(cokTs)
where cos(cokTs) and sin(cokTs) in Equation (4.2) can be accessed using look-up tables.
Implementing this method on a D S P will result a reduction in execution time. The only
calculations for each sampling instant are the calculation of the following terms:
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ckcos(a)kn + 0k) and cksin(cokn + 0k)

(4.3)

where ckcos(cokn + <j>k) is the measured harmonic waveform at the instant n and
ck sm(cokn + (f)k) is its derivative over the sampling period. A simplified version of the
derivative of the sampled signal can be calculated at each sampling time as follows:

ck sm(cokn + (j>k)&ck(cos(cokn + <j>k)-cos(cok(n-1) + ^))* y

T

(4.4)

Equation (4.4) can be implemented for every new sample with minimum computational
burden. Equations (4.2) and (4.4) are valid w h e n there is no sharp frequency or
magnitude variation. Further reduction in computational burden can be achieved by
performing the phase error correction only on dominant harmonic components.
4.2.3.3 IIR Filter Bank

The important parameters of each filter in the filter bank shown in Figure 4.4 are th
centre frequency parameter a, and the gain of feedback loop, g. The parameter g can be
chosen as a constant for a selected load taking into account the overall system
performance including the response time of system and number of harmonic filters in
the configuration. Furthermore, the residue signal, e(n), can be further processed to find
any particular interharmonic frequencies using the adaptive notch filtering technique as
mentioned in Chapter 3.
The main part of the harmonic estimation module is the extraction of the N harmonics
from the load signal. The residual signal, which m a y include noise, a D C component,
sub-harmonics and interharmonics, corresponding to the (N+l) output of the filter
bank. The pseudo code for the harmonic estimation module is given in Appendix A.
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4.2.4 Active Power Filter Reference Waveform
4.2.4.1 Power Calculation
The instantaneous power, pap/, of the active power filter can be expressed as
Papf{t) = iapf(t)*vs(t) (4.5)
This power includes the compensation power which is reactive and the switching losses
of the inverter. W h e n the A C supply voltage, vs, contains harmonic components, the
total active power delivered from the active power filter is increased due to the active
power corresponding to these harmonic components.
The Fourier series of the load current and supply voltage can be given as:

(4.6)
n=\

n=l

where v„ and /„, are the harmonic components given by:

vn=V2K„sinKr + ^,)

(4.7)

in=j2Insm(cont + Sn)

(4.8)
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The instantaneous power of the load can be expressed as:
(4.9)

/K0 = v1(0*»w(0
Pit) = v,(f)*iload(t) = Z I > A

sm(cont + </>„)*sm(comt + Sm)

(4.10)

n=\ m=l

wherep(t) can be separated into average,/?, and oscillatory, p, components.
p(t) = p + p(t)

(4.11)

P = TJVJncos(0n-Sn)

(4.12)

n=\
CO

Pit) = IY.VJn^iiCOm-COn)t + t-3n)
m=\ n=\
m*n
00

+

X"^/„C0S(K + £»„)' + A + <?„)
(4.13)

m=\ ."=]

Usually, the level of harmonics in the supply voltage of a power system network is low
and are below the values recommended by the relevant harmonic standards. However,
when the supply voltage is distorted a series active power filter is required to filter the
supply voltage harmonic components. Thus, the only power delivered by the active
power filter to the power system would be the oscillatory component with zero average
p and the switching losses of the active filter power.
4.2.4.2 DC Link Voltage Controller
Normally active power filters deliver only reactive power to the power system as the
background voltage distortion on mains network is very small. The switching losses and
other losses cause a voltage reduction on the D C link capacitor. Therefore, the reference
current waveform for active power filter, ire/t), includes harmonic of the load current,
£ X ( 0 , the reactive current of the load, ireactlveit), and the current required to
h

compensate for the voltage reduction in the D C link capacitor, ilossesit) • Therefore:

Kef it) = W

(0 + Z h iO + * losses (0
h=i

(4.14)
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The D C bus stabiliser maintains a specified voltage level across the capacitor in order to
follow the reference current control. The average energy loss in the D C link capacitor
due to the inverter switching losses in one fundamental period can be determined as:

Ae = /2Cdc

I
losses

= C
dc

dc^rtf

V2

-V &• = y2I,osses*Vs*Ts

(4.15)

-V2 K*TS

(4.16)

y j.

where Iiosses is the magnitude of ilossesit) in Equation (4.14) can be easily used to drive an
expression for Uosses as the losses in the switches correspond to an in phase current with
respect to the fundamental supply voltage.

4.2.5 Harmonic Compensation Schemes

The reference current waveform for the active power filter can be constructed fr
estimated harmonics. The order and the magnitude of the harmonics in the reference
waveform is determined by the adopted harmonic compensation scheme. There are
many different control methodologies that can be used to generate the active power filter
reference current. They are distinguished by h o w the current reference signal for the
harmonic compensation is derived from the measured quantities. Three harmonic
compensation schemes have been employed in this project. These are full, selective and
harmonic standard based compensation schemes.
4.2.5.1 Full Compensation Scheme

In the full compensation scheme the active power filter reference waveform, ire/
includes all retrieved harmonics from

the harmonic

estimation module for

compensation. It can also include the reactive power for power factor correction. The
reference waveform for full compensation scheme can be calculated as:
N
iref(t)=KreacliVe * W „ v e ( 0 + £

h®

(4J7)

where Kreactive is a constant which controls the level of fundamental reactive po
compensation.
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Schemes

In selective harmonic compensation schemes, the most important and dominant low
order harmonics can be chosen to be compensated. In these schemes the APF reference
waveform is determined as follow:
N
Kef(t) = ^reactive * KeacUve (0 + Z h(f) U = J\>h>h> JA>'~) (4-18)
h=j

where//, j'2,

...J'M

are the order of the selected harmonic components for compensation.

4.2.5.3 Compensation Based On Harmonic Standards
In compensation schemes based on harmonic standards, all the load harmonic
components are reduced to a level allowed by the harmonic standards. In other words,

all harmonic components are subject to a reduction up to the value that is given by the
harmonic standards.
The magnitude of each estimated harmonic waveform is compared against the
recommended values by harmonic standard. If they exceed the recommended values
they will be reduced to those values. The active power filter reference waveform is
calculated as follows:

Kef(t) = Kreactive *ireacliveit) + it tf *h(t) (4-19)
h=2

where Irhef is the reference load current weighting for each harmonic component and
determined as follows:

if(lh>Kf %) then
Kf *I

jref

=

* ' Ih

y-i _ ^h

J

L \

(4.20)

else

rhef = o.o
where Kf

is the recommended value for hth harmonic component which is allowed in

n

the supply system. Ih is the estimated magnitude for hth harmonic order.
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To find the value of K" for harmonic current distortion, the impedance of a supply
system should be determined. This impedance depends upon the frequency of the
current flowing, the resistance, inductance and the capacitance of the system, and the
connected loads. W h e n the information is not available on system impedances, it is
assumed that the system impedance is inductive and hence directly proportional to
frequency, and that there are no resonance effects [4]. The guidelines for the calculation
of the Ksh'd for D C drives is given in Appendix C [4].
4.2.5.4 PWM Waveform Generation
Once the reference waveform is calculated, the PWM switching pattern for the inverter
can be generated using a hysteresis current-controlled P W M technique. In this technique
the P W M waveform is generated by comparison of the inverter current with the
reference current. The frequency of switching depends on the sampling frequency and
the magnitude of the isolation inductance in the output of A P F . Rate of change of the
reference current waveform should be less than that of the A P F output circuit, so that
effective current injection is possible.

In PWM applications, increasing the inverter operating frequency helps to get a better
synthesised current waveform. However, the actual performance of the active filter
becomes limited by the isolation inductance once a sufficiently high switching
frequency is achieved.

Figure 4.5 shows the hysteresis current control employed in this project. The hystere
band of the P W M switching strategy is described as:
if (Jcomp if) ~ Kef it)) > Uhigh then

"11= ^22

=

0, o21 = Sn = 1;
(4.21)

if iic0mP it) ~ Kef it)) < ~Mlow
"II

=

"22

=

1'

"21

=

then

"12 = ^'

In Equation (4.21), irej(t) is the desired compensation current reference signal and icomp is
the actual inverter output current. W h e n the error between the irej and icomp is positive
and exceeds the upper boundary, AIhigh, of a specified hysteresis band, the comparing
unit output goes high, firing the upper switches of the inverter leg. W h e n ICOmP becomes
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greater than iref and the error exceeds the lower boundary, AIiow, of the hysteresis band,
the comparing unit goes low, firing the lower switches of the inverter leg. The analogue
interpretation of the method described by Equation (4.21) can be readily implemented

on a DSP.

'0

0.005

0.01

0.015

0.02

Figure 4.5: Hysteresis current control.

4.3 HARDWARE CONFIGURATION
Physically, the prototype system is partitioned into 4 separate boards according to their
functions. These boards are the I G B T switches, the I G B T drivers, the current and
voltage data acquisition and the D S P board controller which is housed in a personal
computer.
The circuit diagram of the proposed active power filter is shown in Figure 4.6. The
capacitor and inductance o n the load side are employed to establish a nonlinear load.
The inverter consists of two I G B T modules, the gate drive interface circuitry and the
protection circuitry. T h e inverter is a voltage-source (VSI) type. T h e P W M current
control as given by in Equation (4.21) forces the V S I inverter to behave as a controlled
current sources.

Chapter Four: Active Power Filter Implementation

86

load

Figure 4.6: The circuit diagram of the proposed active power filter.

4.3.1 IGBT Voltage Source Inverter

A single-phase, full-bridge inverter is built using two identical IGBT inverter poles.
Each pole of the inverter consists of I G B T s with free-wheeling diodes packed in one
module from S E M I K R O N [86]. These modules are capable of carrying up to 50 A at
600 V. A hybrid double I G B T driver is used for each pair of I G B T inverter modules.
The driver comprises the pulse generator as well as short circuit current protection for
the two I G B T s in a half bridge connection.
4.3.1.1 Isolation Inductance

In Figure 4.6 the isolation inductance, Lapj, provides the isolation and filtering bet
the output of the voltage source inverter and the power system where the active filter is
connected. The isolation inductance allows the output of the active filter to look like a
current source to the power system. It also makes it possible to charge the D C capacitor
to a voltage greater than the peak value of the A C supply voltage. The isolation
inductance also functions as a commutation impedance. It limits the magnitude of
current transients during commutation and prevents the semiconductor switching
devices from seeing an excessive rate of current change.
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A large isolation inductance will reduce the switching frequency of the hysteresis
current-controlled P W M . A n L-C combination filter can be used to remove the high
frequency components of the active power filter current in the output of the active filter
circuit.
4.3.1.2 Current Sensing

A multi-range Hall effect current transducer senses the load and inverter currents [87]
A schematic diagram of the current sensing and conditioning circuitry using this module
is shown in Figure 4.7. The output of the module is a current that is converted to a
voltage by the measuring resistor R l . This voltage is followed by an active amplifier
that has two functions. First, it amplifies the voltage to a level suitable for the A D C by
adjusting the resistor R 6 . The second function of the amplifier is to provide a zero
adjustment to eliminate any possible D C offset through potentiometer R 3 since the
system performance is degraded by any D C offset.
+ 5v

i>

R3
200 icn /#

R4

ucn
-15V
To ADC

R2

-o
LM308

10
IOK n

L E M Module
LA25NP
> Rl
>ioo n

^
r*
J-

c

ci
0.0022nF

= C2
0.0015uF

K7

S7

\7

R6
200 icn

Figure 4.7: The schematic diagram of the current sensing and conditioning circuitry.
4.3.1.3 Voltage Sensing
A Hall effect voltage transducer is used which is a transducer for the measurement of
voltages and provides galvanic isolation between the primary (high voltage) and the
secondary (electronic) circuits [88]. For this device, to measure the input voltage, a
current proportional to voltage should be collected through an external resistor which is
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installed in series with the primary circuit of the transducer as shown in Figure 4.8. The
rest of the voltage sensing circuit is similar to the current sensing circuit shown in

Figure 4.7.

Rl <

Hall effect transducer

a

«

secondary

w

R2

Figure 4.8: The schematic diagram of the voltage attenuation circuit.

4.3.2 DSP Hardware

Extensive calculations required for each part of the proposed strategy needs a powe
computational platform. A digital signal processor (DSP) is the most promising option
when cost and ease of implementation are considered.
4.3.2.1 DSP Configuration
A ADC64 PCI Bus DSP Data Acquisition Card has been used in this project [89]. The
A D C 6 4 is a PCI Bus compatible D S P data acquisition card incorporating a Texas
Instruments T M S 3 2 0 C 3 2 [90] floating point D S P processor. The A D C 6 4 is hosted in an
I B M personal computer.
The prominent features of this A D C 6 4 D S P system include 30 ns per instruction
execution time, 16 bit analog input/output capability, 16 bits of digital input/output
capability and 5 1 2 K bytes on-board S R A M for storing the program and data.
4.3.2.2 Data Acquisition
T w o channels of the digital to analog converter ( D A C ) are used for monitoring
purposes. The D A C s used are 16-bit D A C 0 8 0 0 , interfaced to the A D C 6 4 D S P through
an Input/Output (I/O) port B.
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There are 8 analog to digital converters ( A D C s ) on the A D C 6 4 which m a y be triggered
to sample simultaneously. Four channels of these A D C s are used to obtain samples of
the load current iload, the D C link voltage Vdc, the active filter current icomp, and the
source voltage, vs. These A D C s are interfaced to the A D C 6 4 system through the
memory mapped peripheral connector. The A D C used in the D S P board are 16-bit
ADS7805 which have a normal input range from + 1 0 V to -10V. The block diagram of
the interfacing A D C is shown in Figure 4.9.

The decoded addresses for ADCO, ...., ADC3 (corresponding to channel 1,2,...,8) star
from 0x810000 up to 0x810003. Four digital outputs (DI01_, .., DI04) are used to
output the pulsewidth of the hysteresis P W M patterns from the D S P to the I G B T gate
drivers.

16-bit, 100 kHz

C32

A/D Converter

<—

o-poie

Anti-alias
Filter

Programmable Gain
<—

Instrumentation
Amplifier

+

MUX

Sample Trigger
Control
(Timer or Softwar s Dri\'en)

Figure 4.9: Block diagram of A D C 6 4 data acquisition system.

4.4 SOFTWARE SIMULATION
In order to predict and investigate the behaviour of the proposed active power filter
hardware, the Simulator for Power Electronic Circuits and Systems (SPECS) program
has been used [91]. The availability of a micro-controller in this software enables a
designer to implement most of the programming on the D S P or real micro-controller in
software simulations. Figure 4.10 shows the simulated active power filter circuit on
S P E C S program. Ideal switches have been used for simulation of IGBTs in the inverter.
The losses in inverter switches are simulated using a resistor connected across the D C
link capacitor.
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Figure 4.10: The simulated hardware on SPECS.

As in real hardware, the load and supply currents in the simulation are det
converted to a voltage to be applied to the D S P or micro-controllers. The listing of the
micro-controller programs are given in Appendix B. The parameters of the simulated
system are given in Table 4.1.

Table 4.1: The simulated system parameters.
Active power filter

Load
•'"load

10 mH

Lapf

8mH

Rload

20 Q

Vdc-ref

110V

^load

200 uF

Cdc

4400 uF

fo

50 H z

Jsw

3200 H z
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The value of the isolation inductance has been determined based on the m a x i m u m di/dt
of the load current and the m a x i m u m switching frequency of the hysteresis currentcontrolled P W M technique. This value is equal to the value used in the actual hardware.
Both the harmonic estimation and P W M switching strategy have been programmed into
the micro-controllers.

4.4.1 Steady State Condition
Figure 4.11 shows the active power filter performance for full harmonic compensation
scheme. It shows the D C link voltage, Vdc, the source current, is, the load current, iioad,
and the A P F compensating currents, iapf, in steady state.

Figure 4.11 shows that the proposed control strategy is capable of compensating for t
harmonic components in steady state. It is clear that the D C link voltage is effectively
controlled. Figure 4.12 shows the frequency spectrum of the D C link voltage. The
100 H z and 200 H z harmonic components corresponding to the voltage ripple on D C
link are seen to be under of 2 % .
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Figure 4.11: The steady state performance of active power filter.
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Figures 4.13, 4.14 and 4.15 show the harmonic spectra of the load, source and active
filter current waveforms respectively. Figure 4.13 shows harmonics in the load current
up to 32 nd harmonic. Figure 4.14 shows that the A P F is capable of effectively
eliminating of the low order harmonics. The T H D of the A C source current is reduced
from 47.84% to 8.67% after compensation.
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Figure 4.12: D C link voltage frequency spectrum.
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Figure 4.13: Load current frequency spectrum.
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Figure 4.14: A C supply source current frequency spectrum after compensation.
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Figure 4.15: Active p o w e r filter current frequency spectrum.

4.4.2 Transient C o n d i t i o n

Figure 4.16 shows the performance of the APF following an increase of 30% in the loa
current. Following this disturbance, the steady state condition is reached within one
cycle. The A P F current increases to supply the increased load current demand by taking
the energy instantaneously from D C bus capacitor. The D C bus capacitor voltage
recovers within three cycles. The ripple in the D C bus capacitor voltage is quite small
and can be reduced further by increasing the capacitor value if necessary.
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Figure 4.16: Transient performance of active power filter after a load change.

4.5 CONCLUSIONS
This Chapter presented the detail implementation of a n e w control strategy for active
power filters (APF). The proposed control strategy included frequency tracking,
harmonic estimation and harmonic reduction schemes. S o m e important technical issues
regarding the implementation of the proposed control strategy on a D S P platform have
been presented. A phase prediction method has been incorporated within the harmonic
estimation module to compensate for the phase error of each estimated harmonic due to
the computational delay and data acquisition system. The phase prediction technique
corrects the reference current waveform by predicting the individual harmonic
waveform so that the A P F output current can be as close to its reference as possible.
Three harmonic reduction schemes; namely full, selective and partial harmonic
compensation, for the calculation of the A P F reference current have been considered.
The selective and partial harmonic reduction schemes are designed to reduce the
harmonic components of the load up to recommended values set by harmonic standards.
The APF reference current is determined from estimated harmonic components of the
load current after applying one of the proposed harmonic reduction schemes. It further
includes reactive compensation current and D C link voltage stabiliser control.
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Some technical issues related to the laboratory prototype active powerfilterhardware
design and the D S P implementation of the proposed control strategy have been
discussed. A hysteresis based P W M

current control is employed to generate the

switching signals for the A P F inverter. A single-phase diode rectifier with a capacitor
inputfiltersupplying a resistive load is used as a non-linear load in the simulation of the
prototype hardware. Simulation results of the prototype A P F have been presented to
confirm the effectiveness of the n e w control scheme for the steady state and transient
conditions. The source harmonic current components are effectively reduced and the
dynamic response of D C link voltage control loop was shown to be satisfactory.

CHAPTER

5.
EXPERIMENTAL RESULTS

5.1 INTRODUCTION
In Chapter 3, harmonic estimation and frequency algorithms have been developed for
harmonic estimation and measurement of the nonlinear load current. Simulation results
were provided to illustrate the effectiveness of the algorithms in the estimation of the
frequency components of a time-varying input signal. Even though the simulation
results of the proposed control strategies are expected to closely represent the actual
behaviour, they should be verified through experimental results. The experiments are
performed to demonstrate the feasibility of the proposed method and to examine the
theoretical results.
In this Chapter the results presented in Chapters 2 and 3 are verified based on the
prototype active power filter implemented in Chapter 4. The test conditions maintained
for verifying the proposed P W M switching technique and the proposed active power
filter control strategy are presented in Section 5.1.1. Section 5.2 presents the
experimental results for the proposed equal area based P W M ( E A P W M ) switching
technique for synthesising a sinusoidal waveform. T h e experimental results for the
harmonic estimation and the frequency tracking in the steady state and transient
situations are presented in Section 5.3. Performance of the active power filter for
selective and partial harmonic reduction schemes are given in Section 5.4.
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5.1.1 Test Conditions
A shunt active power filter circuit has been set up to evaluate both the proposed PWM
switching strategy, E A P W M , and the proposed active power filter (APF) control
strategy. A single-phase inverter with I G B T switches rated at 600 V ( D C ) and 50 A is
used in these experiments.
The EAPWM is only tested for the inverter applications with fixed load. The main
reason for this is the limited computational capability of the D S P board in handling the
control strategy and P W M pattern generation in a time varying conditions. Note that
E A P W M has been evaluated via simulation and shown to yield improved performance
for both fixed and variable load conditions.

5.2

EQUAL AREA BASED

PWM

TECHNIQUE

(EAPWM)

The experimental verification of the proposed switching strategy was carried out on the
inverter used in the A P F circuit after making some modifications. The block diagram of
the test system is shown in Figure 5.1. In this configuration, the output of the inverter is
connected to an R-L load and the inverter is supplied by a diode rectifier with capacitor
filter.
The DSP controller shown in Figure 5.1 consists of several functional blocks. The PWM
generation module is implemented with T M S 3 2 0 C 3 2 processor. The P W M patterns are
stored in R A M . The time resolution of the P W M pattern is 78 (is which is equal to 256
P W M points per cycle. For on-line operation, the P W M patterns can be recalculated and
stored in m e m o r y using a given modulation index ( M ) and a switching frequency
ratio (p). Table 5.1 lists some of the parameters of the constructed P W M inverter system
and load.
The EAPWM switching strategy is implemented using C language on DSP platform.
The pulsewidths and positions are calculated for a given switching frequency ratio and
the modulation index. The calculated P W M patterns are stored in a look-up-table (LUT)
and used to control the switches in the inverter. The P W M pattern stored in L U T s can
be updated every cycle for n e w values of the fundamental frequency, the modulation
index and the switching frequency ratio.
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Table 5.1: Load and Inverter filter data.

Load

Inverter

i-'load

lOmH

Rload

Lapf

10 m H

30 Q

Vdc

100 V

fo

50 H z

Cdc

4400 uF

vs

80 V

JSYI

200-1000 H z

The switching sequences proposed in Chapter 2 are applied on the P W M patterns to
reduce the switching losses in the IGBTs. The I G B T switches, S22 and S12 (designated
slow switches) are switched with line frequency (f0 =50 Hz) and the switches Su and S21
(designated fast switches) with the frequency of P W M (fsw=p *f>)-

Inverter

Rectifier

DSP

LUT
Controller

y

R-L Load

Gate Driver

Figure 5.1: The schematic of the E A P W M test configuration.

5.2.1 P W M Operation
Figure 5.2 shows the experimental results for two selected switching frequency
which were used to produce simulation results of Chapter 2. The modulation index M is
set to 1 which gives the m a x i m u m pulsewidth without pulse overlapping. The ripple
(distortion) of the inverter current output is naturally higher for the lower switching
frequency (Figure 5.2-b). The low pass filtering characteristics of the R-L load is
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another important factor for the reduction of the harmonic distortion in inverter output
current.

V 0 = Inverter Output Voltage

~5A
div _

~50V~
hnv =Inverter Output Current div _
Time Scale

Sms
div

(a)

V0 = Inverter Output Voltage

~5A
div _

~50V~
iim = Inverter Output Current
div
Time Scale

5 ms
div

Figure 5.2: The inverter voltage and current: (a)p-20, (b)p-\2.
Figure 5.3 illustrates the output PWM pattern and the proposed hybrid switching
sequence, discussed in Section 2.5. A s shown in this figure, the switches, SW21 and SW2l
are switched at the fundamental frequency, f0 and the switches, SW„ and SW12, are
switched at the switching frequency, ;?/0.
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~10V~
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Time Scale

5ms
div

SW12

(b)
Figure 5.3: The inverter voltage and switching patterns for SW21 and SWj2:
(a)p=20,(b)p=l2.
Figure 5.4 shows the frequency spectrum of the inverter output voltage and inverter
output current for a frequency ratio of 12. The frequency spectrum of the output voltage
shows the low order harmonics 5th, 7th, 9th and 11th. A s a result of the switching
frequency ratio of 12, the 13th harmonic (650 H z ) is the highest harmonic component in
the frequency spectrum. A s shown in Figure 5.4-b, the harmonic distortion of the
inverter output current is reduced significantly by the presence of the R-L load.
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Figure 5.4: Frequency spectrum of: (a) the inverter output voltage, (b) load current
(p=12,M=1.0).

5.2.2 Harmonic Distortion
The experimental results for the harmonic evaluation of the proposed P W M technique
are presented in this Section. The harmonic distortion factor, defined by Equation (2.22)
is used to evaluate the harmonic distortion in the inverter output voltage waveform.
The variation of harmonic distortion factor (HDF) versus the modulation index are
shown in Figures 5.5-a and 5.5-b for two selected frequency ratios. The modulation
depth is varied in the range 0.1 to 1.1. The H D F is seen to decrease as the modulation
index is increased. O n the average H D F shown by Figure 5.5-b stay below the value of
H D F shown in Figure 5.5-a. The values of H D F over most of the modulation depths
closely agree with the simulation results given Figures 2.21 and 2.22 in Chapter 2.
Figure 5.6 shows the variation of fundamental voltage over a range of the modulation
depths, from 0.1 to 1.1. It can be noticed that a near linear relationship exists between
the modulation depth and the fundamental voltage.
The variation of HDF with the fundamental voltage for experimental and simulation
results are shown in Figure 5.7. For p=% and 12 the experimental results are in close
agreement with the simulation results considering the accuracy involved with the
experimental measurements. For higher frequency ratios the number of pulses increases
and their pulsewidths narrow down. This results in an error in measuring the exact
position of the pulses accurately from the test circuit which is evident from Figure 5.7

(b).
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Figure 5.5: H D F versus modulation depth forfrequencyratios: (a)/?=8,(b)p= 12.
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Figure 5.6: Per Unit fundamental voltage (Vi) versus modulation depth (M) for:
(a)/7=8,(b)/7=12.
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Figure 5.7: H D F versus fundamental voltage forfrequencyratios: (a)p-8,(b);?- 12.
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5.3 HARMONIC AND FREQUENCY ESTIMATION
The proposed techniques for frequency tracking, harmonic estimation and selective
harmonic compensation are evaluated by considering the experimental results presented
in this Section.

5.3.1 Frequency Estimation
In order to evaluate the performance of the FM demodulation (FDM) based frequency
estimation technique a waveform from an external signal generator is used. The aim is
to examine the performance of the frequency estimator which is used for filter bank
parameterisation. The F M demodulation technique has been tested for the slow varying
and the transient frequency tracking.
Figure 5.8 shows the performance of the FM demodulation module in tracking the
signal frequency for a step change from 50 H z to 51.66 H z . Although step changes in
the fundamental frequency is not c o m m o n in power system operation, this example
shows the effectiveness of this system in frequency tracking. W h e n the noise level and
harmonic distortion in the input signal are low, the order of the FIRfilteremployed in
this technique can be reduced which further improves the performance of the frequency
tracking in terms of accuracy and tracking delay (Section 3.4.2.1 of Chapter 3).
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Figure 5.8: The estimated frequency and the voltage waveform.
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5.3.2 Harmonic Estimation with Filter Bank
The experimental results in relation to the performance evaluation of the proposed
technique are presented in this Section. A non-sinusoidal load current waveform has
been decomposed into the fundamental and harmonic components using the filter bank
module. The estimated waveforms at the output of the filter bank can be used to
calculate the phase and magnitude of each harmonic if required. However, this is not
necessary as the reconstruction of the reference waveform requires only the
instantaneous magnitude of the harmonic components. The phase of the supply voltage
and the fundamental load current waveforms have been determined using the phase and
frequency tracking module.
The initial bandpass frequencies of the filter bank are set to the integer multiples
fundamental frequency. The load current and supply voltage are sampled at a frequency
of 3200 H z . The load current is decomposed into fundamental and harmonic
waveforms. Using the estimated harmonic component waveforms, the reference
waveform can be reconstructed by instantaneous addition of the estimated components.
Figures 5.9-5.11 show the digital snapshots of the estimated harmonic waveforms of a
non-linear load in steady state.
Figure 5.9 shows the fundamental and 3rd harmonic load current waveforms. It shows
the phase delay, $ of the fundamental current waveform with respect to the supply
voltage. The estimated waveforms are used to reconstruct the reference waveform for
harmonic reduction which includes the harmonic waveforms and the reactive
component of the fundamental. The phase of the fundamental current is estimated by the
phase and frequency tracking module. Figures 5.10-5.11 shows the estimated significant
harmonic current waveforms for the case illustrated in Figure 5.9.
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Figure 5.9: T h e estimated fundamental current (//), 3 r d harmonic (I3), in relation to
supply voltage (Vs) and load current ihoad)-
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The band-pass frequency of each filter in the filter bank can be placed on any frequenc
ranging form 0 H z to half the sampling frequency (Nyquist limitation). For harmonic
estimation, the band-pass frequency of each filter should be placed on integer-multiple
frequencies of the fundamental. Therefore, the number of filters in filter bank will be
limited by computational capability of the processor. In these experiments, 32filtersin
thefilterbank have been used.
The computational burden of the control strategy for harmonic estimation and reduction
determines the m a x i m u m sampling frequency. A sampling frequency of 3200 H z chosen
in these experiments is normally high enough to retrieve significant harmonic
components of the non-sinusoidal load current. During each sampling period, ie 312 us,
the D S P (TMS320C32-60 M H z ) implements the harmonic estimation module,
frequency tracking and reference waveform generation. The time slices of each process
are given in Table 5.2.
Table 5.2: Computational burden of proposed control strategy.
Data
acquisition

Phase & frequency
tracking

Harmonic estimation
& measurement

Reference waveform
& P W M generation

Total

20 jus

130 JJS

100/is

40 /JS

290 /us
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5.4 HARMONIC COMPENSATION
In this Section the experimental results for harmonic compensation are presented. Three
harmonic compensation schemes have been employed in this project. These are full,
selective and harmonic standard based compensation schemes.

5.4.1 Full Harmonic Compensation

In this experiment, no harmonic limits are applied in relation to harmonic compensati
The experimental results for full compensation are presented in Figure 5.12. It shows
the load current and source current waveforms after the compensation. The active power
filter current, iapf, includes all harmonic components of the load current. Injecting the
active filter current into the point of c o m m o n coupling (PCC) using the P W M switching
strategy introduces some high frequency components which can be easily removed by an
extra high pass-filter.

/ , = APF Current

5A
div_

i = Source Current

'5A~
div_

l

load = L°ad Current

~5A~
div_

Vf = Source Voltage

~50V~
_div_

Time Scale

5 ms
div

Figure 5.12: Full harmonic compensation scheme.
Figure 5.13 (a) shows the frequency spectrum of the source current waveform before
compensation. A s shown in Figure 5.13 (a), the odd harmonics are the dominant
harmonic components. Figure 5.13 (b) shows the frequency spectrum of the source
current after harmonic compensation. A s seen in this figure the low order harmonics
have been effectively reduced. The fundamental current after compensation is slightly
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higher than the fundamental before harmonic compensation. This is due to the
fundamental current taken by the inverter to compensate for the switching losses.
The compensation process includes all retrieved harmonics from the harmonic
estimation modules. The source current waveform shows some high frequency
distortion due primarily to the P W M switching. This high frequency distortion in the
output is a function of the switching frequency of the P W M strategy employed. T o have
an exact replica of the reference waveform in the output of the active filter inverter, a
smaller value of isolation inductance, Iap/, should be used. O n the other hand, a smaller
isolation inductance increases the switching frequency in the Hysteresis P W M technique
employed in these experiments. In the case of low isolation inductance, a high pass filter
in the output of the inverter suppresses the high frequency components.
The total harmonic distortion (THD) of the source current in this experiment is
calculated to be 6 2 . 8 % before compensation and 5.6% after compensation which is
satisfactory for an average switching frequency of 4 k H z of the inverter.
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Figure 5.13: The frequency spectrum of source current;
(a) before and (b) after compensation.
5.4.2 Selective C o m p e n s a t i o n
In this Section the experimental results for selective harmonic compensation are
presented. In this selective harmonic compensation one or a set of harmonic components
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can be compensated. Figures 5.14-5.22 show the experimental results for the three
selective compensation schemes. In these schemes 3rd, 5th, 7th harmonic components are
compensated separately or in a combined fashion.
yrd

5.4.2.1 3 harmonic cancellation
Figure 5.14 shows the experimental results for 3rd harmonic cancellation. The
magnitude of the 3rd harmonic current component is about half of the fundamental one.
The A P F reference current waveform only includes the 3rd harmonic and a small
fundamental current to compensate for the switching losses. A s the 3rd harmonic is the
largest harmonic component of the load current, the source current after compensation is
close in its shape to a sinusoidal. The A P F reference waveform only includes a low
frequency component of the 3rd harmonic and a small fundamental component which is
drawn by the voltage stabiliser to compensate the switching losses of the inverter. This
low frequency components of the reference waveform further reduces the switching
frequency of the Hysteresis P W M .
Figure 5.15 shows the harmonic spectrum of the source current before and after
compensation. A s the 3rd harmonic is the main and largest component of the load
current a significant drop in total harmonic distortion ( T H D ) occurs after compensation
(from nearly 6 2 % to 1 5 % ) .
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Figure 5.14: Selective harmonic compensation; 3 rd harmonic
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Figure 5.15: T h e frequency spectrum of source current for 3 rd harmonic reduction
(a) before and (b) after compensation.
5.4.2.2 rth
5 harmonic

cancellation

Figure 5.16 shows the experimental results for 5 th harmonic cancellation. T h e magnitude
of the 5 th harmonic current component is not significant compared to the 3 r harmonic.
Therefore, no significant harmonic reduction can be seen o n the source current
waveform.
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Figure 5.17 shows the harmonic spectrum of the source current before and after
xL

compensation. The 5

harmonic in the load current has decreased from 1 5 % to about

1.3% and the T H D reduced from 6 1 % to 4 9 % which seems unsatisfactory.
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Figure 5.17: The frequency spectrum of source current for 5th harmonic reduction
(a) before and (b) after compensation.

5.4.2.3 3rd and 5th harmonic cancellation
Figure 5.18 shows the experimental results for combined 3rd and 5th harmonic reduction.
The corresponding spectrum is given in Figure 5.19 which shows that T H D has been
reduced form 6 3 % to 9%. A s seen in Figures 5.18 and 5.19 except for the high
frequency components due to switching, the fundamental is seen to be the significant
component in the source current waveform.
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Figure 5.18: Selective harmonic compensation; 3rd + 5th harmonics.
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Figure 5.19: The frequency spectrum of source current for 3rd + 5 * harmonic reduction
(a) before and (b) after compensation.
5.4.2.4 3rd + 5th +7h harmonic cancellation
The experimental results for combined compensation of 3rd, 5th and 7

harmonic

components are presented in Figures 5.20 and 5.22 without and with reactive
compensations respectively. The corresponding frequency spectra of the source and load
current waveforms are shown in Figures 5.21 and 5.23.
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Figure 5.20 shows the harmonic reduction without any power factor correction. The
source current still shows the phase delay with respect to the supply voltage. Figure 5.21
shows the frequency spectrum of the source current before and after compensation. The
T H D level has been reduced from 6 2 . 7 % to 8.0% which is very close the fullcompensation scheme (Figure 5.13).
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Figure 5.20: Selective harmonic compensation; 3r +5 + 7 harmonics
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Figure 5.21: The frequency spectrum of source current for 3 rd +5 +? harmonic
reduction (a) before and (b) after compensation.
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Figure 5.22 shows the experimental results for the same scheme but with fundamental
reactive power compensation. The phase difference of the source current waveform with
respect to the supply voltage has been reduced from 27° in Figure 5.20 to 9° in
Figure 5.22 (ie. cos(tp) from 8 9 % to 9 8 % ) . The T H D of the source current is decreased
from 6 2 % to 1 0 % as shown in Figure 5.23. The reason for an increase in T H D in the
second case (harmonic reduction and reactive power compensation) is the reduction of
the source fundamental current obtained by power factor correction (Note: THD <x VT ).
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Figure 5.22: Selective harmonic compensation; 3rd + 5 * + 7 * harmonics and reactive
power compensation.
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Figure 5.23: The frequency spectrum of source current for 3r +5 + 7 harmonic
reduction (a) before and (b) after compensation with reactive power.
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5.4.3 Compensation Based Harmonic Standards
In the proposed harmonic compensation schemes based on harmonic standards, the
individual harmonic voltage ratio, Kshtd, and the total harmonic distortion of voltage
( T H D V ) due to non-linear load current at the point of c o m m o n coupling (PCC) should
be kept below the levels recommended by harmonic standards. These harmonic voltage
limits can be converted to harmonic current distortion limits that are more appropriate
for the application of the proposed schemes. In Chapter 4 the guidelines for calculation
of Ksh'd and conversion of the recommended harmonic voltage limits to the harmonic
current limits were given [4].
The value for K*d is determined based on several parameters including the load power,
supply system impedances and short circuit current at P C C . In order to verify the
proposed concept for partial harmonic standard based compensation Ksn'd has been
chosen to be a constant for all harmonic orders. Three values of Kf=5%,

1 0 % and

1 5 % are chosen which are equal and less than the typical values given in Table 4.1 [4].
The experimental results for these schemes are presented in Figures 5.24-5.30. The
harmonic magnitudes are reduced in these schemes up to the Kf % of the fundamental
load current.
5.4.3.1 Kf = 5%
Figures 5.24 and 5.25 show the experimental results for APF, load and source current
waveforms and frequency spectrums respectively. In this scheme all source current
harmonic magnitudes should be kept below 5 % of the fundamental current. A s shown in
Figure 5.25-d, the 3rd, 5th and 7th harmonic components exceed 5 % of the fundamental.
Therefore, the A P F current contains the 3rd, 5th and 7th harmonics. The total harmonic
distortion in the source current is reduced from nearly 5 1 % to 1 2 % . The performance of
the A P F in this scheme is similar to the selective 3rd harmonic reduction scheme.
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Figure 5.24: The 5 % harmonic compensation scheme.
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Figure 5.25: The frequency spectrum of source current for 5 % compensation scheme:
(a) before and (b) after compensation.
5.4.3.2 Kf

= 10%

The experimental results for APF, load and source current waveforms and frequency
spectrums respectively are shown in Figures 5.26 and 5.27. The source harmonic current
magnitudes are reduced to 1 0 % of the fundamental load current. A s shown in
Figure 5.27-d the third harmonic is nearly 5 0 % of the fundamental and the other
harmonic components are below the 1 0 % threshold. The A P F should reduce the 3rd
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harmonic component to a level below 1 0 % of the fundamental. Therefore the A P F
reference waveform consists of the third harmonic ( 8 0 % of 3rd) and a small fraction of
the fundamental to compensate the switching losses.
The total harmonic distortion in source current is reduced from nearly 51% to 15%
which is mostly due to 3rd harmonic reduction. The performance of A P F in this scheme
is similar to the selective 3rd harmonic compensation scheme.
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Figure 5.26: The 1 0 % harmonic compensation scheme.
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Figure 5.27: The frequency spectrum of source current for 1 0 % compensation scheme:
(a) before and (b) after compensation.
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K?=15%

Figures 5.28 and 5.29 show the experimental results for APF, load and source curr
waveforms and frequency spectrums. In this experiment all load current harmonic
magnitudes are reduced to 1 5 % of the fundamental load current. Similar to 1 0 %
compensation scheme, only the third harmonic component does not exceed the 1 5 %
threshold. A s shown in Figure 5.29-b, the level of compensation (3rd harmonic) is much
lower than in the previous experiment. The source current T H D is reduced from nearly
5 0 % to 2 2 % .
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Figure 5.28: The 1 5 % harmonic compensation scheme.
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Figure 5 ,29: The frequency spectrum of source current for 1 5 % compensation scheme:
(a) before and (b) after compensation.
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The experimental results for A P F , load and source current waveforms and frequency
spectrums are shown in Figures 5.30 and 5.31. The load harmonic current magnitudes
are reduced to 2 0 % of the fundamental load current. The magnitude of the third
harmonic in this experiment is more than 5 0 % of the fundamental. Other harmonic
components are below 2 0 % threshold. The source current T H D is reduced from 5 1 % to
26%. The reduction in A P F current reduces the switching losses therefore the magnitude
of the fundamental current in A P F is also reduced.
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Figure 5.30: The 20%o harmonic compensation scheme.
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Figure 5.31: The frequency spectrum of source current for 2 0 % compensation scheme:
(a) before and (b) after compensation.
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Table 5.3 shows the magnitude of the fundamental source current, /,/, the m a x i m u m
A P F current, iapf, the real power of the A P F , papf, and the m a x i m u m apparent power of
the A P F , papf(max), for the implemented schemes. A s seen from Table 5.3, reduction of
the level of harmonic compensation (increasing Kf)

reduces the power of the active

powerfilter.For example, the m a x i m u m apparent power of the A P F is reduced from
113 V A in full compensation to 103 V A when HasKf

= 5 % scheme is applied; a

reduction of almost 9 % in the active power filter rating.

Table 5.3: The comparison of the selected schemes for harmonic reduction.

Papf

Papffmax)

THD

THD

(A)

(W)

(VA)

before
compensation

after
compensation

2.6

2.6

3.8

113

51%

4%

5%

2.6

1.8

2.7

103

51%

12%

10%

2.6

1.6

1.9

105

51%

15%

15%

2.6

1.3

1.6

98

50%

22%

20%

2.5

1.2

1.1

72

51%

26%

Standard
levels Kf
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5.4.4 Transient P e r f o r m a n c e

The transient performance of the active power filter subject to a step change in loa
current magnitude was tested. This transient operation is obtained by generating a step
change in the load current magnitude up to twice the steady state load current. The case
of this sudden change from full load to half load working conditions and vice versa are
illustrated in Figures 5.32 and 5.33. A s shown in Figures 5.32 and 5.33, line current
reaches the steady state in almost three cycles after the step change had occurred. The
delay associated with the time response of the system is due to the filter settling time in
the harmonic estimation module. If w e consider the trajectory for , Vdc, it is evident that
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under transient conditions A P F current increases to supply the increased load current
demand by taking the energy instantaneously from the D C bus capacitor. The D C bus
capacitor voltage is seen to recover within about three cycles from the effect of step
change in the load current.

if
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Figure 5.32: Transient Performance of A P F with harmonic standard (5%).
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Figure 5.33: Transient Performance of A P F with harmonic standard (5%).
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5.5 CONCLUSION
In this Chapter the capabilities of the proposed D S P based control strategy for active
powerfilteringhave been demonstrated. The proposed control strategy for active power
filtering w a s verified through measurements on a laboratory prototype active power
filter. Furthermore, the experimental results for the proposed equal area based P W M
( E A P W M ) switching strategy were also presented.
The proposed EAPWM switching strategy was implemented on an inverter circuit of the
prototype circuit. The experimental results validated the performance of E A P W M for
the inverter based applications, in terms of reduced harmonic distortion factor ( H D F )
and increased fundamental voltage. The experimental results confirmed the validity of
simulation results presented in Chapter 2.
The experimental results in relation to the performance evaluation of the FM
demodulation based frequency tracking technique was illustrated. The time-varying
frequency of the input signal was identified for slow varying and transient conditions. The
estimated fundamental frequency was used to adjust the parameters of thefilterbank.
The ability of the filter bank based harmonic estimator was demonstrated in harmonic
retrieval for non-sinusoidal load current waveform. The capabilities of the proposed
harmonic estimation and measurement techniques were employed for selective and
partial harmonic reduction in active power filtering. The experimental results were
presented for selective harmonic compensation schemes including the cancellation of
the 3rd, 5th, 7 th and their combinations with and without reactive power compensation.
The recommendations of harmonic standards were incorporated for partial harmonic
compensation. The proposed standard based schemes for harmonic reduction were
implemented. These schemes include the partial reduction of source current harmonic
components up to Ksh'd=5%,

1 0 % 1 5 % and 2 0 % of the fundamental current. The

experimental results showed the effectiveness of the proposed control strategy in reducing
the power rating of the A P F while fulfilling the harmonic standard requirements.

CHAPTER

6.
CONCLUSION

The issue of power quality in general, and harmonic distortion in particular is an
important issue for utilities and customers and leads most utilities to find economical
solutions. It is n o w an obligation upon utilities and consumers to resolve the issues of
the excessive harmonic distortion within a mutually acceptable framework or in
accordance with existing harmonic standards [13, 16]. In this regard, this thesis dealt
with the problem of harmonic reduction in power systems and inverter based P W M
applications.

In recent years there has been considerable interest in the use of active power filters
(APF) for reducing harmonic currents in power systems [21-24]. Active power filters
inject equal-but-opposite distortion directly at the point of c o m m o n coupling thereby
cancelling the original distortion of the load current.
The control strategies used for active power filters can be either time or frequency
domain based techniques [18, 19, 31]. In time domain approaches, the instantaneous
error due to the deviation of the voltage or current from its reference waveform is used
to control the P W M voltage or current source inverters for injection of equal-butopposite distortion at the P C C . Frequency domain approaches such as fast Fourier
transform (FFT) have only been considered for predetermined and selective
compensation due to the high computational burden and the associated delays. The main
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disadvantage of this method is its high computational requirements especially when it
comes to online operation and non-integer components such as interharmonics.
Predetermined harmonic cancellation is another approach in the frequency domain
category. This approach is similar to tuned passive filters in that a set of harmonics can
be selected for compensation [18, 22]. The reference waveform is synthesised from the
estimated harmonic components using a P W M switching strategy. It is possible to
reduce a specific harmonic to a desired level of compensation while reducing the power
rating of the active power filter. This approach has been used in inverter based
applications such as adjustable speed drives to reduce the level of harmonics in the
inverter output current [40,41].
In this thesis a new control strategy for active power filtering was proposed. The
proposed control strategy is a time-domain approach. O n the other hand, it gives all the
best features from the frequency domain approaches such as partial harmonic
cancellation. Furthermore, a n e w P W M switching strategy for full-bridge inverter based
applications has been proposed. The n e w switching strategy gives better performance in
terms of m i n i m u m harmonic distortion and higher fundamental voltage w h e n compared
to conventional techniques [43].

6.1 EQUAL AREA BASED PWM TECHNIQUE (EAPWM)
The equal area based P W M technique ( E A P W M ) is essentially a non-uniform sampling
technique with the centre of the P W M pulses aligned with the centre of integration of
the corresponding areas of the reference waveform.
A performance evaluation of the EAPWM along with three conventional open-loop
P W M switching strategies was presented. These three conventional P W M switching
strategies are natural sampling, regular sampling and equal sampling techniques. The
same conditions were used for all three techniques in order to perform a comparison.

The natural and regular sampling techniques were computationally least expensive out
of the selected techniques w h e n compared with the equal sampling technique. It was
shown that E A P W M yields a significant improvement in terms of minimal harmonic
distortion factor ( H D F ) while producing a higher fundamental voltage magnitude than
the conventional techniques [42, 43]. The E A P W M switching strategy has considerable
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practical use for variable-speed A C motor drive applications where harmonics in the
output of the inverter pose serious problems to the drive performance.

6.2 HARMONIC REDUCTION
Harmonic compensation is a cost-sensitive issue for customers w h e n the utilities start to
enforce harmonic standards. Consequently, cost is still seen to be an obstacle for the
wide spread deployment of active power filtering (APF). A reduction in active power
filter ratings is desirable while satisfying the m i n i m u m requirements set in the harmonic
standards. This can be achieved by reducing only those harmonics that exceed the
acceptable levels recommended by the harmonic standards. This concept could be
implemented by producing an on-line estimation of the load current harmonic
components. Therefore, an adaptivefilteringalgorithm for active power filters was
proposed in Chapter 3. The proposed algorithm estimates the phase and frequency of the
fundamental and the harmonic components of the load current in both steady state and
transient conditions.
6.2.1 Infinite Impulse Response (IIR) Filter Bank

In the proposed harmonic estimation technique a resonator based filter bank is used. Th
parallel structure of thisfilterenables the desired harmonic components to be retrieved
using IIR resonator filters. The centre frequency of each IIR filter in thefilterbank is
aligned to the frequency of the load current harmonic or interharmonic components.

6.2.2 Frequency Tracking
To estimate the harmonic components of the load current waveform an accurate
estimation of the fundamental frequency is required. T w o methods were evaluated;
namely adaptive IIR filtering and F M demodulation ( F M D ) techniques.

Adaptive IIR filter employs an IIR filter whose bandpass frequency is adaptively varied
such that the m e a n square of the error signal at that frequency is minimised. The
frequency of the input signal can be easily estimated from the filter parameter. A m o n g
the various adaptive algorithms which have been proposed for IIR filters, the gradient
based algorithm w a s used in this project which is simple to implement due to its low
complexity [72].
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In contrast to the adaptive IIRfilterwhere there is no priori knowledge on the frequency
of the signal, in the frequency demodulation technique ( F M D ) the boundaries of the
frequency of the signal are known. Using this information, the instantaneous phase and
frequency of the. power system fundamental voltage can be determined. It was shown
through the simulation results that the F M demodulation gives improved performance in
terms of the accuracy and the delay of tracking w h e n compared to the adaptive IIR
filtering technique.

6.2.3 Harmonic Estimation
When the frequency of the power system voltage waveform is identified it can be used
forfilterbank parameterisation. The bandwidth of the bandpassfiltersinfilterbank is
controlled by the feedback gain parameter. It was shown that the phase and gain of each
bandpassfilterat its centre frequency are exactly zero and unity, respectively.
Simulation results showed that the proposed structure provides accurate estimation of
harmonic components of the load current. Once initialised, the proposed structure can
provide on-line estimation of the fundamental and harmonic components. The
simulation results for the estimation of the load current harmonic components up to the
largest harmonic order were presented and compared with short-term Fourier transform
simulation results. The results show that the proposed technique is capable of estimating
the signal in a time-varying situation.

6.2.4 Harmonic Magnitude Calculation
Once the harmonic components of the load current waveform are retrieved, the
magnitude and phase of each component can be calculated using a sliding algorithm.
Simulation results for the magnitude calculation of the harmonic components of a nonsinusoidal load current were presented. The harmonic magnitudes were estimated
accurately w h e n the transient in the output of thefiltershad elapsed. The delay in the
response of the technique in the transient situation was found to be a function of the IIR
filter time response.
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A harmonic phase error correction due to the delay in the data acquisition and
processing w a s introduced in Chapter 4. This w a s incorporated into the harmonic
estimation module.

6.3 ACTIVE POWER FILTER
Using the ideas of the adaptive harmonic estimation technique proposed in Chapter 3,
several harmonic reduction schemes for active power filter control strategies were
discussed. These included full compensation, selective and harmonic standard based
compensation schemes.
In Chapter 4 a detailed discussion on the implementation of the proposed control
strategy for active powerfilteringusing a digital signal processor (DSP) and an I G B T
based inverter was presented. A working prototype of a shunt A P F was designed and
built around the T M S 3 2 0 C 3 2 D S P and the I G B T inverter modules.

6.4 EXPERIMENTAL RESULTS
6.4.1 Equal Area Based P W M Technique ( E A P W M )
In Chapter 5, the experimental results for the proposed EAPWM PWM technique and
the control strategy for active power filtering were presented. The proposed E A P W M
technique was implemented on the D S P and with some changes in the configuration of
the active power filter circuit such as providing a dc supply for inverter, the circuit was
used to verify the proposed method. The experimental results for two selected switching
frequency ratios and a wide range of modulation indices were presented. In these
experiments, the E A P W M method was used to synthesise a sinusoidal waveform with
different frequency ratios and modulation indices. The experimental results validated
the simulation results given in Chapter 2 and indicate that lower H D F is achieved by
using E A P W M technique.

6.4.2 Frequency and Harmonic Estimation
The experimental results for FM demodulation based frequency tracking in both steady
state and transient situations were presented. The estimated fundamental frequency was
used to adapt the filter parameters in thefilterbank. This technique further provides on-
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line estimation of the phase of the fundamental current with respect to voltage for
reactive power compensation purposes.
The experimental results for the retrieval of the significant harmonic waveforms were
presented. The

on-line calculation of load current harmonic magnitudes

was

implemented to determine the level of compensation in the proposed harmonic
reduction schemes. The harmonic waveforms of interest were adjusted to a percentage
of the fundamental magnitude which is set by harmonic standards. The modified
waveforms were then added together to form the active power filter reference
waveform.
A priori knowledge about the harmonic content of the load current waveforms can be
used to reduce the number offiltersin the filter bank structure which further reduces the
computational burden.

6.4.3 Harmonic Reduction
The proposed harmonic reduction schemes for active power filtering, described in
Chapter 4, were implemented and described in Chapter 5. These include selective and
partial compensation schemes. The experimental results were presented for selective
low order harmonic compensation including the cancellation of the 3rd, 5th, 7th and their
combinations with and without reactive power compensation. Four partial harmonic
reduction schemes

were

implemented. The

experimental results showed

the

effectiveness of the proposed control strategy in reducing the required power rating of
the active power filter while fulfilling the particular requirements of a harmonic
standard.
The proposed control strategy for harmonic compensation gives flexibility in terms of
selective and partial harmonic and reactive power compensations. The performance of
the proposed control strategy was presented through the experimental results. It has been
shown that by employing partial harmonic reduction schemes the load harmonic current
components can be reduced up to recommended values set by standards while a
reduction in A P F power rating can be achieved.
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6.5 FUTURE RESEARCH ISSUES
Further research is required o n both power electronic circuits and control strategies to
improve the performance of the active powerfilters[25]. A continued effort in the field
of power electronics and signal processing research will enable the power industry to
have improved harmonic control of power systems in the future. The following are the
issues that require further research:
1. In this project a single frequency estimator was used to track the fundamental
frequency. It w a s assumed that all frequency components of the load current are
integer multiples of frequency of the fundamental. However, in some
applications the load current waveforms contain interharmonics and subharmonics. For example, in cyclo-convertors, the magnitude and the frequency
of the interharmonic components are time-varying in nature. A frequency
tracking technique for online tracking of the fundamental frequency and other
frequency components of a non-linear loads such as cyclo-converters would be
useful. In these cases fast and high resolution frequency estimation enables
effective harmonic compensation.
2. Research on harmonic estimation has only considered the estimation of slow
time-varying signals. Although the resulting estimation accuracy of these
techniques w a s found to be adequate for most situations in power systems, it is
expected that for some applications such as arc-furnaces and cyclo-convertors,
where the magnitude and frequency of harmonics (and interharmonics) are
changing very quickly, these methods m a y not provide an effective solution
especially during the transient period.
3. T h e performance of the active powerfiltercontrol strategy during transient
periods should be further investigated. A

technique for detecting and

identifying transient situations can prevent any malfunctioning in the active
power control strategy.
4. Stability of the proposed system in response to time-varying situations such as
start and stop periods should be examined in detail. The initial conditions, time
response, and convergence rate of the system should be studied.
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5. A practical model of the power system should be considered in the analysis of
the performance of the active powerfilters.This modelling enables the utilities
and the customers to determine the harmonic voltage distortion at various buses
due to the harmonic compensation using the proposed control strategies.
6. The digital simulations can be improved by taking into account the operation of
the inverter and power system dynamic characteristics. Software packages such
as Electro-Magnetic Transient Program ( E M T P ) can be used to this end. These
packages allow the simulation of the power system and active power filters in
transient and steady state conditions.
7. The online application of the proposed E A P W M switching strategy in active
power filters m a y provide a reduction switching losses. The possibility of
employing a parallel processor for E A P W M P W M signal generation can be
investigated. This would provide extra processing capabilities for active power
filter control system which allow the implementation of more advanced and
complex algorithms.
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APPENDIX

A.
DSP PROGRAMS

A.l ACTIVE POWER FILTER
A.1.1 Main Module
#include
tinclude
#include
#include

"stdio.h"
"periph.h"
"math.h"
"dsp.h"

/*
Defined Values */
#define INTERRUPT
2
/* interrupt for adc 1 */
#define FIR_ORDER
75
/* FIR Filter order */
#define FIR_BUF_SIZE FIR ORDER + 1
/* ADC circular sample buffer size */
32
/* Cycle resolution or FFT resolution */
idefine No_Harmonics
/* Prototypes */
inline void hyst_pwm(voi
void init_apf(void);
void freq_est(void);
void filt_bnk(void);
void wave ref(void);

);

struct Resonator{
double X;
double W2;
double WP;
double A;
double Y;
double Yest;
double Yold;
double Std;
double Gain;
double Phaserdouble Mag;
double CCos;
double SSin;
double SinTable[64];
double CosTable[64];
};

/*
/*
/*
/*
/*

PWM generation module Natural Sampling */
Initialise the whole variables */
Frequency estimation module*/
Filter bank filtering module */
Reference Waveform genration */

/* Standard values*/
/* Gain for Compensation (STD or partial)*/
/* Phase Computation */
/* Magnitude of each Harmonics */
/* Cos(2*Pi*50*m*dt) for Harm Estimation */
/* Sin(2*Pi*50*m*dt) for Harm Estimation */
/* Sin Table for ache Harm and 64 Samples*/
/* Cos Table */

Al
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struct Resonator Harm[No_Harmonics] ;
double PI = 3.14159265358979323846; /* PI number */
double
cl,dl,Cl,Dl;
/* Fourier values for Magnitude and
Phase */
Fundamental 50;
/* Fundamental Frequency =50*/
double
double
Err=0, PErr, Ko = 0.00125;
/* IIR Erro Filter bank, Feedback
Gain*/
double
THD=0;
/* THD for Load Current
*/
int Samplell, Samplel2; /* Input from ADC 1 Pin2 9,11*/
int
Sample21, Sample22;
/* Input from ADC2 Pins 5,7 */
Channel[8];
/* ADC sample array */
int
floatLoadCurrent;
/* Input Load Current pin 11 */
floatSupplyVoltage;
/* Input Supply Voltage pin 09 */
floatAPFCurrent;
/* Inverter Current pin 07 */
floatCompensatedCurr;
/* Compensated Current */
Omega;
/* Frequency of carrier signal 2*PI*50/3200 */
double
OmegaTi;
/*
Updated Frequency of carrier signal 2*PI*50/3200 */
double
N, NN=1;
/* N: number of pulse per cycle */
int
i=0,m=0,j=0;
/* temporary variable */
int
/* time before the main loop inside
time 0=0, time e;
int
loop*/
/* Sampling Frequency */
Sampling_Frequency;
int
/* Sampling Period */
Sampling_Period;
float
/* Loop Period in Microsecond */
Loop_Period;
int
Yk_lR=0, Yk_ll=0,
double
/* temp buffer for DF, Y_R and Y_I
*/
Yk_2R=0, Yk_2I=0;
double
DF, Phase,PHI=0;
double
/* Frequency Deviation and Phase */
Yk_C, Ireactive;
double
/* Phase to Frequency in freq_est */
Phase Offset;
double
STD BASE=1;
double
int
int
int

cariertime=0,tic = 0;
FIR_Pointer;
LUT_Pointer=0;

double dummyl,dummy2;
float
float

/* sample pointer in time domain */
/* sample buffer tail, head pointers */
/* Pointer to Sin or Cos lookup Table */
/* dummy variables */

FIR_Coeff[FIR_ORDER + 1];
IIR Coeff[FIR_0RDER + 1] ;

/* fir low-pass filter */
/* low-pass filter */

volatile float* FIR_Sample_Real = (volatile float*)0x907000;
volatile float* FIR_Sample_Imag = (volatile float*)0x907200;
volatile float* FIR_Sample_Curr = (volatile float*)0x907400;
void main()
{
MHZ = 60;
/* Enables timebase interrupt */
enable_clock();
enable_cache();
enable_monitor();
enable_interrupts();
/* Initialise the all variables */
init apf();
clrscr();
bold();
printf("\n Active Power Filter Programs\n\n ),
normal();
cursor(OFF);
/* set timer to drive sample interrupt */
timer(0,100000);
set_mux(2,0);
set_gain(2, 0);
set mux(3,0) ;

/* set the channel two to mux 0 */
/* set the channel three to mux 0 */
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set_gain(3,0)
/* set the channel four to mux 0 */
set_mux(4,0);
set_gain(4,0)
/* set the channel five to mux 0 */
set_mux(5,0);
set_gain(5,0)
*DI0_C0NFIG =0x01;
/* Set I/O to Output */
*ADC0; *ADC1; *ADC2; *ADC3;
/* release all analog interrupts */
*DAC0 = 0;
*(INT MASK) = OxOf; /* enable ADC2 interrupt only */
/* ADC1 triggered using timer 0 */
trigger(0,1)
/* ADC2 triggered using timer 0 */
trigger(0,2)
/* ADC3 triggered using timer 0 */
trigger(0,3)
/* DAC0 triggered using timer 0 */
trigger(0,4)
Loop_Period= 31245;
/* Loop_Period= 312.5 microsecond (x 100) */
time_0=uclock();
printf("\n Program is running, press any key to stop it.\n");
*DIO=0x0000;
while (1)
time_e= (int) (100*uclock()); /* (x 100) */
while ( ( time_e - time_0) > Loop_Period)
{
time_0=time_0+Loop_Period;
freq_est();
/* Call freq_est every 4 samples 40 usee */
filt bnk();
/* Filter Bank filtering module 80 usee */
wave-ref();
/* Reference Waveform generation module */
hyst^wmO;
/* Hysteresis PWM */
cariertime++;
}
*DAC0= (int) (-CompensatedCurr);
*DAC1= (int) (-Ireactive);
}
*DIO=0x0000;
*DAC0=0; *DAC1=0;
ms (5) ;
monitor();
}

A.1.2 Hysteresis PWM Module
inline void hyst_pwm(void)
Samplell = *ADCl; Samplell = *ADC1;
APFCurrent = -(float) (SamPlell» 16);

/*Inverter Current pin 9 */

if ( APFCurrent > 1.01 * CompensatedCurr ) *DIO= 65;
if ( APFCurrent < 0.99 * CompensatedCurr ) *DI0= 20;
}

A. 1.3 Frequency Estimation Module
** Frequency Estimation Program using FM Demodulation technique
*
interrupt handler for analog
*/
void freq_est(void)
/* frequency estimation module */
{
double Yk_R, Yk_I;
double Uk_I, Uk_R;
/* contains the analog inputs 4 & 5 */
Sample21 = *ADC2;
Sample21 = *ADC2;
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/* Input Supply Voltage pin 7 */
SupplyVoltage = -(float)( (Sample21 «

A4

16) » 16);

tic++;
if (tic == 1 )
{
/* the multiplication of Cos Carrier with Supply Voltage */
FIR_Sample_Real[FIR_Pointer] = (float)( SupplyVoltage *
(Omega*cariertime) ) ;
/* the multiplication of Sin Carrier with Supply Voltage */
FIR_Sample_Imag[FIR_Pointer] = (float)(-SupplyVoltage *
sin(0mega*cariertime) ) ;
/* get sample results, store to circular sample buffers */
if(++FIR_Pointer == FIR_BUF_SIZE)
FIR_Pointer = 0;
/* call fir filter for removing the frequency component 20 Hz */
Yk_R = fir(&FIR_Coeff[0], &FIR_Sample_Real[FIR_Pointer] ,
FIR_0RDER + 1);
Yk_I = fir(&FIR_Coeff[0], &FIR_Sample_Imag[FIR_Pointer] ,
FIR_0RDER + 1);
PHI = atan2(Yk_I,Yk_R); /* Phase of Voltage to Cos wt */
Uk_R = ((Yk_R * Yk_2R) + (Yk_I * Yk_2I));
Uk_I =
((Yk_I * Yk_2R) - (Yk_R * Yk_2I));
Yk_2R = Yk_lR; /* buffer for last two values of Yk_R */
Yk_2I = Yk_ll;
/* buffer for last two values of Yk_I */
Yk_lR = Yk_R; /* buffer for last value of Yk_R */
Yk_ll = Yk_I;
/* buffer for last value of Yk_R */
Phase = atan2(Uk_I,Uk_R); /* Phase of signal (frequency
variation df)*/
DF = Phase * PhasejDffset; /* Phase of signal (frequency
variation df)*/
}

A. 1.4 Power Factor Calculation
/* Update the Centre Frequency of Filter Bank */
if (tic == 2 )
FIR Sample_Curr[FIR_Pointer] = (float)(-Harm[0].Yest *
—
sin(0mega*cariertime+PHI)) ;
Yk C = fir(&FIR Coeff[0], &FIR_Sample_Curr[FIR_Pointer] ,
~
FIR_0RDER + 1) ;
}

A. 1.5 Harmonic Magnitude and Phase Calculations
/* this Function computes the Fourier coefficient of
sinusoid using sliding goertzel algorithm */
if (tic == 3 )
if(++LUT_Pointer == 64) LUT_Pointer= 0;
if(j > 32-NN) j= 0; /*update magnitude every half cycle */
for (m=j; m<j+NN; m++)
/* NN = 16*/
{
Cl=Harm[m]. Y;
Dl=(-1/Harm[m].SinTable[0])*(Harm[m]-Yold Harm[m].CosTable[1]*Harm[m]-Y);
cl=Harm[m].CosTable[LUT Pointer] * Cl ~ Harm[m].SinTable[LUT_Pointer] * D 1 ;
dl=Harm[m].SinTable[LUT_Pointer] * Cl +
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Harm[m].CosTable[LUT_Pointer] * Dl;
Harm[m] .Phase=atan(-cl/dl);
/*Phase Computation*/
Harm[m].Mag=sqrt(cl*cl+dl*dl); /*Amplitude Computation*/
j=j+NN;
)

A. 1.6 Filter Bank Parameterisation
/* Update the Centre Frequency of Filter Bank */
if (tic == 4 )
{
tic=0;
0megaTi= ((Fundamental+DF) * Sampling_Period) * 2 *PI;
for (m = 0; m < No_Harmonics; m++)
{
Harm[m] .A=cos((m+1)*OmegaTi) ;
}
}

A. 1.7 Checking the Harmonic Standard Recommended Values
/* Update the Standard Application for Wave_gen module*/
if (tic == 4 )
{
tic=0;
STD_BASE= Harm[0].Mag;
for (m=l; m<No_Harmonics; m++)
/*No_Harmonics*/
{
dummy2 = Harm[m].Std * STD_BASE;
if (Harm[m].Mag > dummy2)
Harm[m].Gain = 1 - (dummy2/ Harm[m].Mag);
else
Harm[m].Gain = 0;
THD+= (Harm[m].Mag * Harm[m].Mag);
}
THD= sqrt(THD)/STD_BASE;
}
}

A. 1.8 Initilasation
void init_apf(void) /* initialise the whole variables */
char filename[20]; /* Input File Name */
long infile;
/* Input file handle */
long outfile;
/* Output file handle */
/* IEEE Floating output */
char buff[4];
floatSum_Of_Coeff;
/* Sum of Coeff for Normalization */
if ( (infile = fopen(".Wf800.bin", "r")) == 0)
printf("\nlnput file open error - Program terminating!");
monitor();
for (i = 0; i < FIRJ3RDER + 1; i++)
fread(buff, 4, 1, infile);
FIR_Coeff[i] = from_ieee(buff[0]); /* low-pass filter /
Sum_Of_Coeff += FIR_Coeff[i];
}
fclose(infile);
/* normalize filter coefficients */
for (i = 0; i < FIRJDRDER + 1; i++)
FIR_Coeff[i] /= Sum_Of_Coeff;
>
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Sampling_Frequency = 2 * No_Harmonics * FundamentalSampling_Period = 1 / ((float) (Sampling Frequency));
Loop_Period = 1000000 / ((float) (Sampling_Frequency)) ;
Phase_Offset = Sampling_Frequency/(4*PI) /4;
Omega = (2*PI*Fundamental)/Sampling_Frequency;
/* Initialisation for filter bank module */
for (m = 0; m < No_Harmonics; m++)
Harm[m].A=cos( Omega *(m+l)); /* Centre frequency of each filter*/
y
r
Harm[m].Y=0;
'
Err -= Harm[m].Y;
/* weighted error (input to all filters) */
/* lokkup table for harmonic prediction*/
Harm[m].SSin=sin(Omega * (m+1)) / Omega/(m+1);
Harm[m].CCos=cos(Omega * (m+1));
PErr= 4* Ko * Err;
for (m = 0;m < No Harmonics; m++)
{
Harm[m] .W2= PErr * Harm[m] .A + 2 * Harm[m] .A * Harm[m] .Y;
Harmfm].WP= -PErr - Harm[m].Y;
Harm[m].Y= Harm[m].W2;
}
printf("\nBuilding Sine and Cosine table for Magnitude Measurement.");
for ( m = 0; m < No_Harmonics; m++ )
(
for ( i = 0; i < 64; i++ )/* fill sin table for each harmonic */
{
Harm[m].SinTable[i]=sin(Omega*(m+1) * (i+1)) ;
Harm[m].CosTable[i]=cos(Omega*(m+1) * (i+1));
}
}
if ( (infile = fopen(".\\Standard.bin", "r")) == 0)
{
printf("\nlnput file open error - Program terminating!");
}
for (m = 0; m < No_Harmonics; m++)
{
fread(buff, 4, 1, infile);
Harm[m].Std= from_ieee(buff[0]) ;
/* Harmonic Standard*/
}
fclose(infile);
printf("\n Initialization Finished...");

A. 1.9 Harmonic Estimation Module
void filt_bnk(void) /* filter bank filtering module */
{
Sample22 = *ADC2;
Sample22 = *ADC2;
LoadCurrent = -(float)(Sample22 » 16);
Err= LoadCurrent;
/* normalise input voltage 3276.7 */
/* No_Harmonics =32 */
for (m=0; m < No_Harmonics; m++)
{
Err = Err - Harm[m].Y;/* weighted error (input to all filters) */
}
PErr = 4* Ko * Err;
for (m=0; m<No_Harmonics; m++)
{
Harm[m] .W2 = Harmfm] .A * PErr + 2 * Harm[m] .A * Harm[m] -Y +
Harm[m] .WP;
Harm[m] .WP = -PErr - Harm[m] .Y;
Harm[m].Yest = Harm[m].W2 * Harm[m].CCos + Harm[m].SSin *
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(Harm[m] .W2 - Harm[m].Y);
Harm[m].Yold = Harm[m].Y;
Harm[m] -Y= Harm[m] .W2;

A. 1.10 Reference Waveform Generation Module
void wave_ref (void)
CompensatedCurr =Err; /*[put the reduce of filter bank output */
for (m=l; m<No_Harmonics; m++)
/*No_Harmonics*/
CompensatedCurr += Harm[m] .Y * Harm[m] .Gain; /* weighted error */
Ireactive = 2 * Yk_C * sin(Omega*cariertime +PHI);
CompensatedCurr = CompensatedCurr - Ireactive ;
}

A.2 EQUAL AREA PWM TECHNIQUE
/* Equal Area PWM DSP module program EAPWM.C
* Generate a sine wave on DAC channels 0 and 1 */
#include "stdio.h"
#include "periph.h"
#include "math.h"
#define INTERRUPT 2
tdefine RESOLUTION 200
#define DAC_CHANNELS 2
#define ADC_DEVICES_MAX 8
/* Prototypes */

/*
/*
/*
/*

interrupt bit# for analog interrupt */
Defines # points in waveform */
number of DAC channels */
max number of ADC channels 8 */

void sinbuild(float M, int N) ;
void sinbuild2(int N ) ;
void c_int02();
int sign(float a);
volatile float frequency;
volatile float Module;
int pwmwave[RESOLUTION]; /* Switching pattern for first leg */
int prev = 0,j j =0;
int S11=0,S12=0,S21=0,S22=0,SS=0;
main()
int N, previous;
float step,Max_Freq;
MHZ = 60;
enable_interrupts();
nrintff" WAVE - generate sine waveforms on DAC 0 and l\n\n");
);
p^ntf ("\ninte? The No. of Pulses per Cycle (N is evev) :
scanf("%d", &N);
„
Max Freq = 100000. / RESOLUTION;
Enter sine wave frequency 10-*3. If. ,Max_rreqj
printf("\n
scanf("%f", &frequency);
frequency = 10.0;
if(frequency < 10.0)
frequency = Max_Freq;
if(frequency > Max_Freq)
printf("\n
Enter the Modulation Index 0-1: " ) ;
scanf("%f", sModule);
if(Module < 0.0) Module= 0.1;
if(Module > 1.0) Module= 1.1;
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sinbuild(Module, N ) ;
cursor(OFF) ;
timer(0,0);
install_int_vector(c_int02, INTERRUPT + 1 ) ;
*DIO_CONFIG =0x01; /* Set I/O to Output */
/* release all analog interrupts */
*ADC0; *ADC1; *ADC2; *ADC3;
*DAC0 = 0; *DAC1 = 0;
*DIO=0x00;
*(INT_MASK) = 0x02; /* enable ADC2 interrupt only */
/* connect DAC conversion trigger to channel 0 timer */
trigger(0,1);
trigger(0,2);
trigger(0,4);
/* initialize hardware timer to DAC sample frequency */
timer(0, (int)(RESOLUTION * frequency));
/* install and enable DAC interrupt */
install_int_vector(c_int02, INTERRUPT+1);
enable_interrupt(INTERRUPT);
printf("\n\n Wave Outputs are on DAC0 and DACl\n");
printf("\n
Press any key to stop programs. \ n " ) ;
while(!kbd_hit());
getchar();
printf("\n\n End of Active Power Filter Program 1...");
disable_interrupt(INTERRUPT) ;
while ( ! kbd_h.it () ) ;
*DIO=0x00;
*DAC0=0; *DAC1=0;
getchar();
monitor() ;

A.2.1 Look up Table
/* This routine makes a Equal Area look up tables for Inverter Input:
frequency:
Frequency of PWM Waveform
Module:
Modulation index
N:
Number of pulse per cycle
*/
void sinbuild(float Module, int N)
{
float pi = 4. * atan(l.O);
long double xx,xx0=0.;
long double tetal=0, teta2=0;
float step,Max_Freq;
float xsin;
int i, ii, j , kl,k2,signx;
long double area, half_area;
/* build sine waveform data table */
for (i=l;i <= N; i++)
{
teta2= (float) i * 2. * pi / N;
/*
*/
area = (float) cos(tetal) + cos(teta2);
/*
xx = acos(area/ 2.); /* */
if (xx < tetal) xx = 2*pi -xx;
xsin=sin(xx);
signx = sign( xsin);

*/
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area = (float) cos(tetal) - cos(teta2);
half_area = fabs(area) * Module / 2;
tetal=teta2;
kl = (int)(RESOLUTION * (xx - half_area) /pi /2);
k2 = (int)(RESOLUTION * (xx + half_area) /pi /2);

/*
/*

for (j = kl; j < k2; j++) /* */
pwmwave[j] = 32000 * signx;
};

A.2.2 Switching Sequences
/* DAC interrupt routine
* Each time the timer expires, prev is incremented, rolling
* over at the value of resolution.
prev is used as an index into
* the waveform array. The current waveform voltage waveform[prev]
* is output to the DACs.*/
void c_int02()
(
int tt;
if (++prev == RESOLUTION)
{
prev = 0;
}
/* pin 24 */
Sll = (pwmwavefprev] > 0);
/* pin 23 */
S12 = (pwmwave[prevj < 0);
S21 = (S21 | S12 ) & (~ Sll); /* pin 26 */
S22 = (S22 | Sll ) & (~ S12);
/* pin 25 */
S22= (~ S21);
tt = Sll + 4 * S12 + 16 * S21 + 64 * S22;
*DIO=( 0x55 & tt );
*DAC0 = (int) (pwmwave[prev]);
*DAC1 = (int) (tt*400);

A.2.3 Sign Function
/* Sign */
int sign(float inpval)
(
if (inpval ==0.) return 0;
if (inpval > 0.) return 1;
return -1;
}

*/
*/

APPENDIX

B.
MICRO-CONTROLLER PROGRAMS

B.l FILTER BANK
PROGRAM FB.UCP;
{ Filter Bank Program }
{ 1.0 Free-running loop. Check ability to read time into simulation )
{ 2.0 Added interrupt processing routine as test
}
{ 3.0 Single phase hysteresis current controller. Control executed )
(
at external interrupt. Reference is 15A pk 5 0Hz sinewave. }
)
{
No deadtime between transistor switchings.
VAR
timel, time2, start_time, enable: REAL;
v err, v errO, Pgain, Igain, Dgain: RE
Icntrl, Pcntrl, Dcntrl, Control: REAL;
I Load: REAL;
V dc2: REAL;
REAL;
V s:
REAL;
VS:
I Loss: REAL;
I_Coef: REAL;
I Comp: REAL;
Err:
REAL;
REAL;
PErr:
REAL;
Ko:
Omega; REAL;
SL;
REAL;
dummy; REAL;
m:
INTEGER;
ARRAYIfll] of REAL;
W2:
ARRAY[11] of REAL;
WP:
ARRAY[11] of REAL;
Y:
ARRAYfll] of REAL;
Yest:
ARRAY[11] of REAL;
Std:
ARRAYfll] of REAL;
CCos:
ARRAY[11] of REAL;
SSin:
ARRAYfll] of REAL;
A:

PROCEDURE Interrupt;
{ Executed once every interrupt cycle )
BEGIN
IF(enableoO) THEN
BEGIN
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I_Load:= vin[2];
Err:= vin[2];
V_s:= vin[6];

{ Get load current )
{ store load current in residue )
{Get Source volatge }

V_dc2:= vin[4]; { Get DC link volatge }
v_err:=VS -V_dc2;
Pcntrl:= v_err *Pgain;
Icntrl:= Icntrl + v_err *Igain;
Dcntrl:= (v_err - v_errO) *Dgain;
Control:= Pcntrl + Icntrl +Dcntrl;
IF (Control <= 0) THEN Control:=0;}
v_err0:=v_err;
I_Loss:= Control * I_Coef * V_s;
{ Loss waveform synthesis; it is in phase with supply volatge]
time2:= gettime;
{Sending to output for monitoring }
vout[3]:= I_Loss;
IF(time2> 0.5) THEN
BEGIN
SL:= 1;
{Step Change in load after t=0.25)
END;
ELSE
BEGIN
SL:= - 1 ;
END;
vout[2]:= SL;
{ Harmonic estimation using filter bank }
FOR m:=l TO 11 DO Err:= Err - Y[m];
PErr:=4*Ko*Err;
FOR m:=l TO 11 DO
BEGIN
W2[m]:= A[m] * PErr + 2 * A[m] * Y[m] + WP [m] ;
WP[m] := -PErr - Y[m];
Yest[m]:= W2[m]*CCos[m]+SSin[m]* (W2[m]-Y[m]);
Y [m] : = W2 [m] ;
END;
I_Comp:= Err;
{ Compensating current with harmonic prediction)
FOR m:=2 TO 5 DO I_Comp:=I_Comp + Y[m] * Std[m];
{ send the refernce compensation current to next module )
vout[l]:=I Comp - I_Loss;
END;
END;

BEGIN
{ Initialise variables }
timel:= 0;
start time:= .001;
{ 100ms after simulation start )
enable:= 0;
{ Enable interupt)
I Load:= 0.0;
{ Load current }
Omega:= (2*3.14*50)/3200; { Frequency of carrier signal }
VS:=114; { squared reference source volatge value]
v_err:=0;
v err0:=0;
Pgain:=10;
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Dgain:=0;
Igain:=0.01;
I_Coef:=0.0047/VS;
{IIR Erro Filter bank, Feedback Gain (0.4/No_Harmonics)}
Ko:= 0.0125;
{ Filter bank feedbank gain }
vout[2]:«—1;
{ Filter notch frequency paramet)
FOR m:=l TO 11 DO A[m]:= cos(Omega*m);
FOR m:=l TO 11 DO Std[m]:= 1;
FOR m:=l TO 11 DO SSin[m] :=sin(Omega*m)/Omega/m;
FOR m:=l TO 11 DO CCos[m]:=cos(Omega*m);
FOR m:=l TO 11 DO Y[m]:=0;
FOR m:=l TO 11 DO Yest[m]:=0;
FOR m:=l TO 11 DO W2[m]:=0;
FOR m:=l TO 11 DO WP[m]:=0;
REPEAT { Main program loop }
timel:= gettime;
IF(timel<start_time) THEN
{ Disable all outputs and actions before start time }
BEGIN
enable:= 0;
END;
ELSE
{ Enable control functions after start_time }
BEGIN
enable:= 1;
END;
UNTIL FALSE; { end of main endless loop }
END.

B.2 HYSTERESIS PWM
PROGRAM Hyst.UCP;
{ Control program for PWM Inverter )
{ 1.0 Free-running loop. Check ability to read time into simulation
{ 2.0
Added interrupt processing routine as test
{ 3.0
Single phase hysteresis current controller. Control executed
{
at external interrupt. Reference is 15A pk 50Hz sinewave.
{
No deadtime between transistor switchings.
VAR
timel, start_time, enable: REAL;
mains_period: REAL;
I_Ref: REAL;
I_APF: REAL;
I_hyst: REAL;
{

PROCEDURE Interrupt;
{ Executed once every interrupt cycle }
BEGIN
IF(enableoO) THEN
BEGIN
{ Get rectifier and load current }
I_Ref:= vin[l];
vout[l]:= I_Ref;
{ Get active power filter current }
I_APF:= vin[4];
{ Do hysteresis control of U phase }
IF(I_APF>(I_Ref+I_hyst)) THEN
{ Switch on lower transistor }
BEGIN
vout[0] = -1
vout[2] = +1
vout[4] = +1
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END;
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vout[6]:= - 1 ;
END;
IF(I_APF<(I_Ref-I_hyst)) THEN
{ Switch on upper transistor }
BEGIN
vout[0]
+1;
-1
vout[2]
-1
vout[4]
+1
vout[6]
END;

END;

BEGIN
{ Initialise variables }
timel:= 0;
start_time:= 0.001;
enable:= 0;
mains_period:= 0.02;
I_hyst:= 0.1;
I APF:= =0.000;
{ Up
-1
vout[0]
{ Up
vout[2] = -1
{ Up
vout[4] = -1
{ Up
vout[6] = -1
REPEAT

{ 10ms after simulation start )
{ 20ms for 50Hz )
{ 1A }
transistor
transistor
transistor
transistor

off
off
off
off

}
)
}
)

{ Main program loop

timel:= gettime;
IF(timel<start_time) THEN
{ Disable all outputs and actions before start_time }
BEGIN
enable:= 0;
END;
ELSE
{ Enable control functions after start_time )
BEGIN
enable:= 1;
END;
t

UNTIL FALSE;
END.

{ end of main endless loop )

APPENDIX

c.
RECOMMENDATIONS OF HARMONIC STANDARDS

Cl Kf CALCULATION
The following relationships are based on these assumptions:
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1000 *F
where
• L = convenor foil load rating, in kilovolt amperes,
• Ih = hth harmonic current, in amperes,
• E = system line-to-line voltage, in kilovolts,
• Kf = hth harmonic current, as percentage of full load current
(Table Cl shows typical values for Kf [4]),
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• /7 = order of harmonic,
• Uh = percentage H harmonic voltage drop, at point of common coupling,
• F = fault level at point of common coupling, in megavolt amperes.
Table Cl: Recommended values for current harmonic distortion [4].
Harmonic
order (h)

M a x i m u m harmonic current ratio, Kf
Effective number of pulses 6,12, 24

3

6

12

24

5

17.5

2

2

7

11

1.5

1.5

11

4.5

4.5

1

13

3

3

0.75

17

1.5

0.2

0.2

19

1.25

0.15

0.15

23

0.75

0.75

0.75

25

0.75

0.75

0.75

